```
- MODULE modified_petersons_algo -
EXTENDS Integers
VARIABLES pc0, pc1, turn, intr0, intr1
TypeOK \triangleq
\land pc0 \in 0...7
\land pc1 \in 0 \dots 7
\wedge turn \in \{0, 1\}
\wedge intr0 \in \{0, 1\}
\land intr1 \in \{0, 1\}
Change the algo so that in P0, Replace turn = 1 by turn = 0 and in P1, replace turn = 0 by
turn=1 and again check for mutual exclusion principle
asynchronous system
for i = 0, 1
the algorithm is
0: while(True){
1: \hspace{0.5cm} /\!/non \hspace{0.1cm} critical \hspace{0.1cm} section
       intr[i] = True
2:
        \begin{array}{l} turn = i/\!/MODIFIED \\ while (turn \buildrel = 1 \ and \ intr[1-i] \buildrel = 1)/\!/wait \end{array}
        /\!/ critical section
        intr[i] = 0
6:
7:}
Init0 \triangleq
\wedge turn = 0
\wedge intr0 = 0
\wedge \ pc0 = 0
Init1 \triangleq
\wedge \; turn = 0
\wedge \; intr 1 = 0
\wedge pc1 = 0
Init \stackrel{\triangle}{=} Init0 \wedge Init1
L01 \triangleq
\wedge pc0 = 0
\wedge pc0' = 1
\land UNCHANGED \langle turn, intr0, intr1 \rangle
L12 \triangleq
```

 $\land pc0 = 1$ $\land pc0' = 2$

```
\land UNCHANGED \langle turn, intr0, intr1 \rangle
L23 \triangleq
\wedge pc0 = 2
\wedge pc0' = 3
\wedge intr0' = 1
\land UNCHANGED \langle intr1, turn \rangle
L34 \triangleq
\wedge pc0 = 3
\wedge pc0' = 4
\wedge turn' = 0
\land UNCHANGED \langle intr0, intr1 \rangle
L44 \triangleq
\wedge pc0 = 4
\wedge pc0' = 4
\wedge turn = 1
\wedge intr1 = 1
\land UNCHANGED \langle intr0, intr1, turn \rangle
L45 \triangleq
\wedge pc0 = 4
\wedge pc0' = 5
\wedge (turn = 0 \lor intr1 = 0)
\land UNCHANGED \langle turn, intr0, intr1 \rangle
L56 \stackrel{\triangle}{=}
\wedge pc0 = 5
\wedge pc0' = 6
\land UNCHANGED \langle intr0, intr1, turn \rangle
L67 \triangleq
\wedge pc0 = 6
\wedge pc0' = 7
\wedge intr0' = 0
\land UNCHANGED \langle intr1, turn \rangle
L70 \triangleq
\wedge pc0 = 7
\wedge \ pc0' = 0
\land UNCHANGED \langle turn, intr0, intr1 \rangle
SLOGP \triangleq \text{UNCHANGED } \langle pc0, intr0, intr1, turn \rangle
```

for the second system

```
M01 \triangleq
\wedge pc1 = 0
\wedge pc1' = 1
\land UNCHANGED \langle turn, intr0, intr1 \rangle
M12 \triangleq
\wedge pc1 = 1
\wedge pc1' = 2
\land UNCHANGED \langle turn, intr0, intr1 \rangle
M23 \triangleq
\wedge pc1 = 2
\wedge \ pc1' = 3
\wedge intr1' = 1
\land UNCHANGED \langle intr0, turn \rangle
M34 \triangleq
\wedge pc1 = 3
\wedge pc1' = 4
\wedge turn' = 1
\land UNCHANGED \langle intr0, intr1 \rangle
M44 \triangleq
\wedge pc1 = 4
\wedge pc1' = 4
\wedge turn = 0
\wedge \; intr0 = 1
\land UNCHANGED \langle intr0, intr1, turn \rangle
M45 \triangleq
\wedge pc1 = 4
\wedge pc1' = 5
\wedge (turn = 1 \lor intr0 = 0)
\land UNCHANGED \langle turn, intr0, intr1 \rangle
M56 \triangleq
\wedge pc1 = 5
\wedge pc1' = 6
\land UNCHANGED \langle intr0, intr1, turn \rangle
M67 \triangleq
\wedge pc1 = 6
\wedge pc1' = 7
\wedge intr1' = 0
\land UNCHANGED \langle intr0, turn \rangle
M70 \triangleq
```

```
\wedge pc1 = 7
\wedge \ pc1' = 0
\land UNCHANGED \langle turn, intr0, intr1 \rangle
SLOGQ \stackrel{\Delta}{=} UNCHANGED \langle pc1, intr0, intr1, turn \rangle
Next\_First \triangleq
\vee L01
\vee L12
\vee \mathit{L}23
\vee L34
\vee \mathit{L}45
\vee \mathit{L}56
\vee L67
\vee L70
\vee SLOGP
Next\_Second \triangleq
\vee M01
\vee M12
\vee M23
\vee M34
\vee M45
\vee M56
\vee M67
\vee M70
\vee SLOGQ
Next \triangleq (Next\_First \land UNCHANGED \ pc1) \lor (Next\_Second \land UNCHANGED \ pc0)
Mutual\_Exclusion \triangleq (pc0 \neq 5) \lor (pc1 \neq 5)
 we need justice conditions, because here in this example, it can happen that
 the scheduler never schedules one process
  we want to avoid such runs?????
 justice conditions
J00 \stackrel{\triangle}{=} pc0 \neq 0
J02 \stackrel{\triangle}{=} pc0 \neq 2
J03 \stackrel{\triangle}{=} pc0 \neq 3
 we cannot write pc0 \neq 4, because that's not a requirement, it should be proven
J04 \triangleq \neg((pc0=4) \land ((turn=0) \lor (intr1=0)))
J05 \triangleq pc0 \neq 5
\begin{array}{ccc} J06 & \stackrel{\triangle}{=} & pc0 \neq 6 \\ J07 & \stackrel{\triangle}{=} & pc0 \neq 7 \end{array}
```

for the process 1

$$J10 \stackrel{\Delta}{=} pc1 \neq 0$$

$$\begin{array}{ccc} J10 \ \stackrel{\triangle}{=} \ pc1 \neq 0 \\ J12 \ \stackrel{\triangle}{=} \ pc1 \neq 2 \\ J13 \ \stackrel{\triangle}{=} \ pc1 \neq 3 \end{array}$$

$$J13 \stackrel{\triangle}{=} pc1 \neq 3$$

$$\begin{array}{ccc} J14 & \triangleq & \neg((pc1=4) \land ((turn=0) \lor (intr0=0))) \\ J15 & \triangleq & pc1 \neq 5 \\ J16 & \triangleq & pc1 \neq 6 \\ J17 & \triangleq & pc1 \neq 7 \end{array}$$

$$J15 \stackrel{\triangle}{=} pc1 \neq 5$$

$$J16 \stackrel{\triangle}{=} pc1 \neq 6$$

$$J17 \triangleq pc1 \neq 7$$

the below justice conditions are to ensure that the scheduler is fair

$$J \triangleq$$

$$\wedge \, J00$$

$$\wedge J02$$

$$\wedge \, J03$$

$$\wedge J04$$

$$\wedge J05$$

$$\wedge J05$$

 $\wedge J06$

$$\wedge J07$$

$$\wedge J10$$

$$\wedge J10$$

 $\wedge J12$

$$\wedge J13$$

$$\wedge J14$$

$$\wedge \, J15$$

$$\wedge J16$$

$$\wedge J17$$

- $\backslash * \ {\bf Modification} \ {\bf History}$
- * Last modified Tue Feb 06 18:50:18 IST 2024 by neeraj
- * Created Tue Feb 06 17:27:29 IST 2024 by neeraj