VE 320 Fall 2021

Introduction to Semiconductor Devices

Instructor: Rui Yang (杨睿)

Office: JI Building 434

rui.yang@sjtu.edu.cn




Supplementary note on the brief introduction to the fabrication process of modern integrated circuits

IC Processing

Introduction


Transistors: As you may be used to seeing them




IC Processing


Introduction


Transistors: As we will view them




The process sequence to fabricate the transistors shown previously, as shown using cross-sections












• A high temperature drive-in produces the "final" well depths and repairs implant damage. Typically 4-6 hours @ 1000 °C - 1100 °C or equivalent Dt.




• Mask #4 is used to mask the PMOS devices. A V_{TH} adjust implant is done on the NMOS devices, typically a 1-5 x 10^{12} cm⁻² B⁺ implant @ 50 - 75 KeV.




Mask #5 is used to mask the NMOS devices. A V_{TH} adjust implant is done on the PMOS devices, typically 1-5 x 10¹² cm⁻² As⁺ implant @ 75 - 100 KeV.



 The thin oxide over the active regions is stripped and a new gate oxide grown, typically 3 - 5 nm, which could be grown in 0.5 - 1 hrs @ 800 °C in O₂.



• Polysilicon is deposited by LPCVD ($\approx 0.5~\mu m$). An unmasked P^+ or As^+ implant dopes the poly (typically 5 x $10^{15}~cm^{-2}$).




Phosphorus

N- Implant


N Well


P Well

 Mask #7 protects the PMOS devices. A P⁺ implant forms the LDD regions in the NMOS devices (typically 5 x 10¹³ cm⁻² @ 50 KeV).




• Mask #8 protects the NMOS devices. A B $^{+}$ implant forms the LDD regions in the PMOS devices (typically 5 x 10^{13} cm $^{-2}$ @ 50 KeV).






 Anisotropic etching leaves "sidewall spacers" along the edges of the poly gates.




• Mask #9 protects the PMOS devices, An As⁺ implant forms the NMOS source and drain regions (typically 2-4 x 10¹⁵ cm⁻² @ 75 KeV).




1-3 x 1015 cm-2 @ 50 KeV).


• A final high temperature anneal drives-in the junctions and repairs implant damage (typically 30 min @ 900 °C or 1 min RTA @ 1000 °C).




 An unmasked oxide etch allows contacts to Si and poly regions.




• Ti is deposited by sputtering (typically 100 nm).




• The Ti is reacted in an N_2 ambient, forming TiSi, and TiN (typically 1 min @ 600 $^{\circ}C$).




 Mask #11 is used to etch the TiN, forming local interconnects.




 A conformal layer of SiO₂ is deposited by LPCVD (typically 1 μm).




• CMP is used to planarize the wafer surface.




 A thin TiN barrier layer is deposited by sputtering (typically a few tens of nm), followed by W CVD deposition.



 CMP is used to planarize the wafer surface, completing the damascene process.






- Intermetal dielectric and second level metal are deposited and defined in the same way as level #1.
 Mask #14 is used to define contact vias and Mask #15 is used to define metal 2. A final passivation layer of Si₃N₄ is deposited by PECVD and patterned with Mask #16.
- This completes the CMOS structure.


Cleanroom fabrication

- Multi-faceted Approach:
 - 1. Use of clean rooms
 - 2. Rigid cleaning procedures
 - 3. Tight equipment usage protocols
 - 4. Gettering
- Types of Common Contaminants



- Why such a big deal?
 - 1. Contaminants can affect fabrication yield
 - Particulates
 - Film residues
 - 2. Contaminants can affect device performance
 - Ionic contaminants
 - Metallic contaminants


Level 1 Contamination Control: Cleanrooms



- Cleanrooms maintain an environment that minimizes problems associated with particulates by doing the following:
 - Use of filtered air by way of HEPA (High Efficiency) Particulate Air) filtering

 Particulate control inside the facility (use of "Bunny Suits")

- Filtration of liquids and gases
- Maintain strict usage protocols
 - i.e., rules for items entering facility



- Why such a big issue?
 - ~ 75% of yield loss in IC manufacturing is due to particulate contamination
 - Particles that are 0.1 to 0.3 µm in diameter are most problematic
 - They are large relative to critical device dimensions
 - Small particles coagulate into big ones, which precipitate into bigger ones

Si growth

- Fabrication of Si wafers (sand to wafer!):
 - Start with quartzite (sand)
 - Step 1: Convert to metallurgical grade silicon (MGS)
 - Reaction: $SiO_2 + 2C \rightarrow Si + 2CO$
 - Quartzite and carbon reacted at 2000C in electric arc furnace
 - 2. SiC is formed and reacts with SiO₂ to form SiO (gas) and Si (liquid). MGS is 98% pure
 - Step 2: Fractional Distillation
 - MGS + HCl → SiHCl₃ (gas)
 - Reaction executed at 300C, then product cooled to RT
 - Liquid SiHCl₃ is vaporized and distilled to remove impurities




- Step 3: Conversion to electronic grade silicon (EGS)
 - Purified SiHCl₃ reacted to form polysilicon
 - Reaction: 2SiHCl₃ + 2H₂ → 2Si + 6HCl
 - Thin polysilicon rod used as nucleation source
 - Product: Polysilicon ingot with purity in ppb level (10¹³atoms/cm³)
 - Size: several meters in length, several 100 mm in diam.
- Step 4: Conversion of EGS to single crystal boule
 - Czochralski Method (CZ)
 - Float Zone Method (FZ)

- Czochralski Method:
- 1. Most popular method
- 2. Prone to contamination
 - Oxygen
 - Carbon
- 3. Can be used to make very large ingots

Process details

- uses resistive heating
- melt held in crucible
- seed dipped into melt
- seed extracted under controlled conditions

- Si used for crystal growth is purified from SiO₂ (sand) through refining, fractional distillation and CVD.
- The raw material contains < 1 ppb impurities. Pulled crystals contain O (≈ 10¹⁸ cm⁻³) and C (≈ 10¹⁶ cm⁻³), plus any added dopants placed in the melt.




(Mitsubishi website at http://www.egg.or.jp/MSIL/english/index-e.html)

- Essentially all Si wafers used for ICs today come from Czochralski grown crystals.
- Polysilicon material is melted, held at close to 1417 °C, and a single crystal seed is used to start the growth.
- Pull rate, melt temperature and rotation rate are all important control parameters.



 CZ simulations showing the melt, seed and boule




Float Zone Method

- Less popular than CZ
- Non contact
 - results in higher purity
- Scale-up is challenging
 - Boules generally smaller

Process details

- Uses rf induction heating
- Single crystal seed clamped at one end of polysilicon rod
- Melt suspended by surface tension and levitation
- Heated zone moved along the rod



Boules to wafers: Careful low-tech processing


- Boule shaped to uniform diameter by mechanical machining
- Wafer "flats" cut into boule
 - used to identify crystal type and orient wafers during processing
- Boule sawed into wafers
 - Proper orientation required
 - 50% of ingot lost
- Wafers mechanically lapped
 - Al₂O₃ and glycerine slurry to remove 50 microns
- Edges of wafers rounded (champfering)
- Wafers etched in HNO₃/HF solution
- Wafers polished by CMP
 - Use silica/NaOH slurry




Lithography

- Lithography is arguably the single most important processing step:
 - 0.7X reduction in size every 3 years
 - Placement accuracy: 1/3 of feature size
 - Involves 35% of manufacturing costs


- The basics of Patterning:
 - The basic process consists of mask design, mask fabrication and wafer printing



- The Three Components of Wafer Printing
 - The light source
 - The wafer exposure system
 - The resist
- Each component is critical to achieving the desired results:
 - Minimum feature size
 - Maximum feature density



Aerial view of the wafer printing (exposure) process



The latent image in the resist is a 3D replica of the 2D image on the mask It is produced by chemical processing


The Exposure System: The Light Source

- Basic considerations
 - Smaller features require shorter wavelengths
 - Intensity is also important
 - Bottom line: short wavelength, high intensity sources needed:
 - Hg arc lamps are most common source
 - » Discharge created in a Hg-vapor filled tube (kV)
 - » Hg gas is ionized and thus energized
 - » Photons emitted when energized Hg atoms drop back to lower energy level

The Exposure System: The Light Source (continued)


- » Photon emission is quantized since energy levels are discrete
- » Strong emission from Hg is in the UV range
- » The two most common are:
 - 436 nm (g-line) → micron resolution 365 nm (i-line) → submicron (0.35µm)
- Smaller features require deep UV radiation
- » Achieved using eximer lasers $\text{KrF (248 nm)} \rightarrow 0.25 \mu \text{m to 0.18 } \mu \text{m}$ $\text{ArF (193nm)} \rightarrow 0.10 \ \mu \text{m (projected)}$ $\text{Kr + NF}_3 \xrightarrow{\text{energy}} \text{KrF} \rightarrow \text{photon emission}$

Exposure Systems



Projection printing is dominant today. The most common tool is called a *stepper*. They typically resolve features of about 0.25µm over an area of several cm². Throughput: 25 to 50 wafers/hr. Cost: up to \$10M each.

- Diffraction from a small circular aperture
 - Diameter of central maximum = $1.22\lambda f/d$ where f = image length, d = focusing lens diam.



(Photo courtesy of J. Goodman, reprinted with permission of McGraw Hill.)

• Note that a point image is formed only if $\lambda \to 0$, $f \to 0$ or $d \to \infty$.

By definition, the numerical aperture mathematically is:

$$NA \equiv n \sin \alpha$$

therefore:

$$\therefore \mathbf{R} = \frac{0.61 \,\lambda}{\mathbf{NA}} = \mathbf{k_1} \frac{\lambda}{\mathbf{NA}}$$

- Where k₁ is a unitless parameter related to the exposure tool and resist properties and ranges between 0.6 and 0.8
- So to increase resolution, decrease wavelength or increase numerical aperture (bigger lenses)


- The Big Trade-off
 - To increase NA with bigger lenses leads to a decrease in the depth of focus:

$$\mathbf{DOF} = \pm \frac{\lambda}{2(\mathbf{NA})^2} = \pm \mathbf{k}_2 \frac{\lambda}{(\mathbf{NA})^2}$$

where k₂ is experimentally determined

Thus a 248nm (KrF) exposure system with a NA = 0.6 would have a resolution of \approx 0.3 μ m (k₁ = 0.75) and a DOF of \approx ± 0.35 μ m (k₂ = 0.5).

Summary of Wafer Printing Systems



i-line/g-line Photoresist (PR)

- Component structure
 - resin (Novolac)
 - Inactive component that provides overall structure
 - Photo-active Compound (PAC)
 - Chemical that gives PR chemical sensitivity to light
 - Solvent
 - Makes PR a viscous liquid to enable spin casting of thin films
- After post-exposure bake, the chemical composition is 1:1 resin to PAC

i-line/g-line PR


- Resin
 - Called novolac
 - Chemical name: diazonaphthoquinone (DNQ)
 - Polymer consisting of hydrocarbon rings each with two methyl groups and one OH group attached, as shown below

i-line/g-line PR

– PAC's


- Chemical name: diazoquinone
- Consists of the structure shown on the left. The photo-active component is that above the SO₂ molecule

 The figure on the right shows the shorthand notation for a PAC, highlighting the photo-active component




The dissolution rate of unexposed PAC is about 1 to 2 nm/s, thus inhibiting the dissolution of resist material in the developer.


PR Processing Steps



PR Processing Steps



- Modern Exposure Systems
 - Use optics to reduce feature size by up to 5X




Modern Exposure Systems

Called "steppers" due to the way that they operate


Features of a commercial stepper

- 1. Reduced optical window thus enabling increased performance
- 2. Performance specs of Canon stepper
 - 0.25 micron features
 - 8 inch wafers
 - 80 wafers/hr
 - Alignment precision +/- 70 nm
 - KrF illumination source (248 nm)
 - NA of 0.63
 - Field size: 25 x 33 mm



Thermal oxidation

- Introduction
 - Heavy dependence on SiO₂ in Si IC devices




- Types of SiO₂
 - Quartz (crystalline)
 - Thermally grown (amorphous)
 - Deposited (amorphous, lower density)
 - CVD
 - PVD
 - Spin-on Glass
- Thermal oxides dominate in Si IC technology

Why such a heavy dependence on thermal SiO₂?

- Processing perspective
 - Can be grown directly on Si surfaces
 - Selective etching to both PR and Si
 - Good masking material for dopants (low diffusivities)
- Materials perspective
 - Excellent insulator: $\rho > 10^{16} \Omega \text{cm}$, $E_g > 9 \text{ eV}$
 - High breakdown field: 10⁷ V/cm
 - Excellent passivation layer
 - Stable properties
 - Well formed Si/SiO₂ interface


The Basics of Si Thermal Oxidation

- It involves the following:
 - An oxidant
 - Temperature
 - Diffusion
 - Chemical reaction



The oxide interface

- The interface is very smooth.
- The transition between the amorphous oxide and the crystalline Si is very abrupt.
- These attributes make this Insulator/SC combo the best from a defect perspective




Thermal Oxidation Processes

- Two types
 - Dry → use O₂ only (higher quality)
 - Wet → use O₂ and H₂ (faster rate)
- Temperatures
 - 600 to 1200°C
 - Native oxide forms at room temperature
 - Growth rate is temp sensitive
 - 2X increase from 1000°C to 1100°C for wet oxidation

Pressure

- Typically at atmospheric pressure
- Higher Pressures → increased growth rate

Typical Oxidation Furnace




Diffusion

Diffusion Basics

- The redistribution of dopants from regions of high concentration to regions of low concentration
- Exponential dependence on temperature

Two-step Process

- Pre-deposition: Introduce dopant to the surface of substrate
- Drive-in: Redistribute dopant to the desired depth.



Methods

- Ion-implantation
- Gaseous and solid source

Advantages

Problems

Ion Implantation and Annealing	Solid/Gas Phase Diffusion			
Room temperature mask	No damage created by doping			
Precise dose control	Batch fabrication			
10 ¹¹ - 10 ¹⁰ atoms cm ⁻² doses				
Accurate depth control				
Implant damage enhances	Usually limited to solid			
diffusion	solubility			
Dislocations caused by	Low surface concentration			
damage may cause junction	hard to achieve without a			
leakage	long drive-in			
Implant channeling may	Low dose predeps very			
affect profile	difficult			


Solid Solubility

 Definition: The maximum concentration of impurities in a substance without precipitating into another phase

It is temperature dependent

Notice As, P, B

Electrical solubility can be different than solid solubility (smaller)




Diffusivity

- It is material and temperature dependent (not a

	Si	В	In	As	Sb	P	Units
\mathbf{D}^0	560	1.0	1.2	9.17	4.58	4.70	cm ² sec ⁻¹
$\mathbf{E}_{\mathbf{A}}$	4.76	3.5	3.5	3.99	3.88	3.68	e V

$$\mathbf{D} = \mathbf{D}^0 \exp \left(\frac{-\mathbf{E_A}}{\mathbf{kT}} \right)$$



Diffusion Processing Techniques


- General Description
 - Requires high temp to be efficient (800 to 1100°C)
- Methods
 - Furnace
 - Batch Technique
 - Long processing times
 - Slow temperature ramps (5 to 100C/min)
 - Long temperature stabilization times
 - Excellent temperature control
 - Rapid Thermal Annealing
 - Single wafer systems
 - Short processing times
 - Fast temperature ramps (100C/sec)
 - Temperature control challenging




- Diffusion at the Atomic Scale
 - It relates to defects

Vacancy Assisted


Interstitial Assisted - Kick out






- Defects and Processing
 - Oxidation → I
 - Nitridation → V

- Oxygen enhanced diffusion
- Oxygen retarded diffusion




Ion implantation


Ion Implantation Equipment



Implant Profiles




Implantation and Annealing



$$C(x,t) = \frac{Q}{\sqrt{2\pi(\Delta R_P^2 + 2Dt)}} exp \left(-\frac{(x - R_P)^2}{2(\Delta R_P^2 + 2Dt)}\right)$$

Channeling

- Effect related to ions moving thru a lattice
- Results in deeper penetration of ions than would otherwise be predicted
- Mitigation:
 - Tilt substrate (~ 7°)
 - Use amorphous overcoat (SiO₂)



Annealing

- Goals
 - Remove primary implant damage
 - Activate dopants (substitutional sites)
 - Restore crystal structure of lattice
 - Restore carrier mobilities
 - Minimize dopant redistribution
- Temperature regimes
 - Low temp (400°C)
 - Vacancy complexes in bulk dissociate and annihilate interstitials


- All vacancies are consumed, excess interstitials remain
- These interstitials condense to form rod-like clusters, especially at temps above 400C.
- These clusters lie on {311} planes forming ribbon-like planar defects
- Annealing above 900C causes dissociation of these defects, but only if below a critical threshold damage level.
 - Above this value, the defects actually grow to form dislocation loops (called secondary defects)
 - These can be thermally stable
 - Most likely to occur during high dose implanting
 - Most commonly found at boundary between amorphous and SC layer
 - Commonly called "End-of-Range" defects
 - Annealing these defects out results in the formation of interstitials

Thin film growth

- Deposition Categories
 - Chemical Vapor Deposition
 - APCVD, LPCVD, PECVD
 - Physical Vapor Deposition
 - Evaporation, sputtering
 - Spin Casting
 - viscous fluids
 - Dip coating
 - monolayers




- Atmospheric Pressure Chemical Vapor Deposition
 - Typical System Setup



APCVD


- General Process
 - Transport of reactants through the main gas flow to the deposition region
 - Diffusion through the boundary layer to substrate surface
 - Absorption of reactants on substrate surface
 - Execution of surface reactions
 - Dissociation of reactants, surface migration, reactions
 - Desorption of byproducts
 - Transport of byproducts through boundary layer
 - Transport of byproducts through main gas flow

General Process (continued)



- The process can be described in terms of fluxes
- Deal-Grove applies and can be used to determine deposition rates

- Low Pressure Chemical Vapor Deposition Setup
 - Typical System Setup




Why LPCVD?

- APCVD operates in mass transport limited regime
 - Requires control of geometry to ensure uniformity
- Could switch to surface reaction regime by lowering temperature
 - Deposition rate goes down
 - Film quality suffers at the lower temps
- Lowering pressure addresses these issues
 - Increases diffusion
 - Extends reaction rate regime to higher temps

Plasma Enhanced Chemical Vapor Deposition

- 1. Low pressures: 50 mTorr to 5 Torr
- 2. 13.56 MHz
- 3. High field
- 4. High energy electrons strike gas molecules and ionize them. Low pressures insure high collision energies



PECVD

- Much like LPCVD but uses a plasma discharge as a source of energy
 - Results in lowering of substrate temperature
- What is a plasma?
 - An energetic gaseous collection of electrons charged molecules, neutral molecules, neutral and charged molecular fragments of energetically excited molecules and free radicals
 - Free radicals → electrically neutral species that have incomplete chemical bonds


- Physical Vapor Deposition (PVD)
 - Relies on physical processes to produce reactants
 - Evaporation
 - Sputtering
 - Requires long mean free path to insure the following:
 - Reactions don't occur in gas phase
 - Physical processes have maximum available energy
 - Reactants have maximum energy when adsorbed on surface.
 - Generally lower temperature process than CVD
 - Popular for metals

Evaporation

- Source material heated in vacuum
 - Resistance heating
 - Heats entire source
 - Electron beam heater
 - Higher temperatures
 - Localized heating (near source surface)
 - Produces x-rays
 - Vacuum assures the following:
 - High purity (many metals are reactive with oxygen)
 - Long mean free path (reactants have straight line path from source to target

Evaporation

System Schematic




Sputtering


- Uses plasma to generate energetic ions that bombard a target to liberate reactants that are used to form a film
- Two types
 - DC Sputtering → conductive targets
 - RF Sputtering → insulating targets
- Uses vacuum, but usually higher pressures than evaporation (10 to 1000 mTorr)

Sputtering

General System Schematic




Sputtering: General Processes




Etching

 Main Use – To create structures in substrate or thin film




Issues

- Selectivity
 - Driven by chemistry




- Directionality
 - Driven by physics



Isotropy

A measure of etch directionality



General Requirements

- 1. Obtain desired profile (sloped or vertical)
- 2. Minimal undercutting or bias
- 3. Selectivity to other exposed films and resist
- 4. Uniform and reproducible
- 5. Minimal damage to surface and circuit
- 6. Clean, economical, and safe



Wet Chemical Etching


- Immersion into aqueous solutions
- Characteristics
 - Isotropic
 - Highly selective
- Examples
 - SiO₂
 - Si

$$SiO_2 + 6HF \rightarrow H_2SiF_6 + 2H_2O$$

 $Si + HNO_3 + 6HF \rightarrow H_2SiF_6 + HNO_2 + H_2O + H_2O$

Wet Chemical Etching


- Undercutting
 - Due to isotropic nature of etch
 - Can be quantified in terms of anisotropy




$$\mathbf{A_f} = 1 - \frac{\mathbf{r_{lat}}}{\mathbf{r_{ver}}} = 1 - \frac{\mathbf{b}}{\mathbf{d}}$$

- Addresses key issues related to patterning of small features on complex substrates
 - High anisotropy
 - High selectivity
 - High etch rate
- Uses plasmas as an alternative to dry etching


- Looks a lot like sputtering!
- Use reactive gases that attack substrate
- Configured to suppress sputtering






- General process description
 - V_P is positive to equalize ion and electron fluxes
 - Electrode are of unequal size to enhance field density
 - Reactive gases
 - For Si and Si-derivatives, gaseous halides are used as reactive gases (CF₄, SF₆, HBr, Cl₂, etc)
 - Additives such as O₂, Ar, He sometimes used
 - O₂ alone used to etch carbon-based films (i.e., PR)

- Two species involved in etching (reactive neutrals and ions)
 - Density of neutrals = 10¹⁵/cm³ (10% free radicals)
 - Density of charged particles = 10⁸ to 10¹² /cm³
- In general, power related to plasma density
- Mechanisms
 - Chemical
 - Isotropic, selective
 - Physical
 - Anisotropic, less selective
 - Ion enhanced
 - Anisotropic, selective




- Ion enhanced etching
 - Characteristics
 - Anisotropic (due to ion flux)
 - Selective (due to chemical etch component)
 - High etch rate (due to combination)
 - Proposed mechanisms



- Etching tools
 - Parallel Plate Etcher
 - Can operate in two modes
 - » Plasma Mode
 - » Reactive Ion Etching Mode
 - Plasma Mode
 - » Electrodes are of the same size or substrate electrode is larger
 - » Leads to moderate sheath voltages (1 to 100 eV), thus ion energy is modest → etching mostly chemical
 - RIE Mode
 - » Wafers sit on smaller electrode
 - » Large ion component with significant energy (100 to 700 eV)
 - » Lower pressures than plasma etching (mTorr versus Torr)



Summary of Etch Process Characteristics



Actual Etch Processes

Si, SiO₂

Material	Etchant	Comments
Polysilicon	SF ₆ , CF ₄	Isotropic or near isotropic (significant undercutting); poor or no selectivity over SiO ₂
	CF ₄ /H ₂ , CHF ₃	Very anisotropic, non-selective over SiO ₂
	$\mathbf{CF_4/O_2}$	Isotropic, more selective over SiO ₂
	HBr, Cl ₂ , Cl ₂ /HBr/O ₂	Very anisotropic, most selective over SiO ₂
Single crystal Si	same etchants as polysilicon	
SiO ₂	SF ₆ , NF ₃ , CF ₄ /O ₂ , CF ₄	Can be near isotropic (significant undercutting); anisotropy can be improved with higher ion energy and lower pressure;
	65 /77 6775 /6 65	poor or no selectivity over Si
	CF_4/H_2 , CHF_3/O_2 , C_2F_6 , C_3F_8	Very anisotropic, selective over Si
	CHF ₃ /C ₄ F ₈ /CO	Anisotropic, selective over Si ₃ N ₄

Back end processing

Metal interconnects Aluminum METAL 2 Oxide Oxide W CONTACT Silicon METAL 1 METAL 1 POLYCIDE (Photo courtest of Integrated Circuit Engineering.) Vias Global Contacts Dielectric Interconects First Level Local Dielectric Interconects