

Testcase: 1010 0(0) 1010 010)

**clk**: The clock signal used to synchronize the deserialization process.

**reset\_n**: Active-low reset signal to initialize the module.

sdata: The serial data input.

**start**: A control signal to begin deserialization.

pdata: The 16-bit parallel data output.

valid: A signal that indicates when the parallel data is ready.

## **How It Works:**

Wave - Default

- When the start signal is asserted, the Deserializer begins shifting in serial data (sdata) into the shift\_reg.
- The shift\_reg accumulates the incoming serial data, with each bit shifting into the register on each clock cycle.
- Once 16 bits have been received (indicated by bit\_counter reaching 16), the parallel data (pdata) is output from the shift\_reg, and the valid signal is asserted to indicate that the data is ready.
- The bit\_counter resets, and the module is ready to start deserializing the next serial data stream.