April 22, 2022

8-Bit Full Adder

Description:

For this lab, I used multiplexers to implement combinational logic. I organized my logic using bit vectors (buses) in Verilog. This circuit added 0-3 to an 8-bit binary number and displayed the sum on the two right most digits on the seven-segment display. The logic utilized switches 0-7, btnL and btnC. Where the switches display the 8-bit digit and btnL/btnC adds to the 8-bit number.

Methods:

I began by creating the 3 multiplexer modules: x8 2-to-1, 4-to-1, and an 8-to-1. All of these modules used similar logic. Where S_0 represents the select lines and the F represents the output depending on the select line value.

Next, I created the full adder module. This module inherited the 4-to-1 module twice. Similar to Lab 2. The first instance took $\{cin, \sim cin, \sim cin, cin\}$ as the input, $\{a, b\}$ for the select lines, and s for the output. The second instance took $\{1'b1, cin, cin, 1'b0\}$ as the input, $\{a, b\}$ for the select lines, and cout for the output. This, I believe create a single bit adder. The diagram used can be found in appendix B (notes).


Next, I created the incrementer module. This module carried the task of being a ripple carry 8-bit adder. Where the full adder module was instantiated 8 times. Each of their "a" input was a bit from the 8-bit "a" vector. For the first 2 instances, b was b[0] and b[1] for the respective adders. For the first adder, cin was a 0 bit and for the rest it was cout form the preceding adder. Each adder output a bit into the 8-bit's vector, the bit's index corresponded with the number of the adder.

The second to last module created was the hex7seg. This module was responsible for the LEDs displayed on the seven-segment. The truth table used was the same as the truth table in Lab 2.

The final module was the top-level module, which calls the incrementer, hex7seg twice, and the 8x 2-to-1 modules. In addition, this module was in charge of turning on the appropriate LEDs on the seven-segment board.

Results:

Design:



2-to-1 Truth Table

$\mathbf{S_0}$	\mathbf{F}
0	I_0
1	I_2

Boolean Expression

$I_0 \sim S + I_1 S$

This is the logical expression for the 2-to-1 truth table. Where the \sim represents "not." The other modules followed the same logic. The number of inputs will always be 2 to the power of the number of select lines. The logic is similar with the higher input multiplexers.

Hex7seg Truth Table

n ₃	n ₂	n ₁	n ₀	CA	CB	CC	CD	CE	CF	CG
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	1	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	0	1	1	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0

Where n_{3-1} were used for the select lines and n_0 was used to determine whether the segment was on or off for a certain digit. Diagrams can be found in appendix B (notes).

I designed a single module at a time and got inspiration from Lab 2.

Testing & Simulation:

I tested my design by creating a testbench that tests the top-level module, similar to Lab 2. For this testbench, I created several test cases to test whether the switches output the appropriate number. I chose these inputs because they covered all the cases from $0000\ 0000\ -$ FFFF FFFF. I believe there were a few corner cases, these cases include the btnL and btnC buttons. I checked to see the buttons worked individually, together and if they generated overflow. There were no problems that I can recall.

Lab Questions:

The dig_sel was osciallting at a frequency of 3.05 kHz.

I did not notice any flickering on the seven-segment display.

Conclusion:

From this lab, I learned how to use multiplexers for combinational logic, utilize bit vectors and display numbers on the seven-segment display. I encountered a few difficulties while doing this lab. I had an issue with my logic for my full adder, hex7seg and my incrementer. For my full adder, I originally used "a" for the input instead of c_{in}. For the incrementer I had the wrong inputs and outputs. I did not properly utilize all the inputs and outputs for this module at first. I later went back and changed the logic around. For the hex7seg module, I had the right idea for the logic, but it was backwards. I had to rearrange the inputs for the 8-to-1 mux. If I could redo this lab, I would test each module individually. Doing this would have saved me time. There aren't any components that come to mind when I think of optimization.

Appendix A

```
`timescale lns / lps
// Company:
// Engineer:
// Create Date: 04/11/2022 07:38:24 PM
// Design Name:
// Module Name: m2 1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module m2 1(
   input [7:0] in0,
   input [7:0] inl,
   input sel,
   output [7:0] o
   );
   assign o[0] = (in0[0] & \sim sel) | (inl[0] & sel);
   assign o[1] = (in0[1] & \sim sel) | (in1[1] & sel);
   assign o[2] = (in0[2] & \sim sel) | (in1[2] & sel);
   assign o[3] = (in0[3] & \sim sel) \mid (in1[3] & sel);
   assign o[4] = (in0[4] & \sim sel) | (inl[4] & sel);
   assign o[5] = (in0[5] \& \sim sel) \mid (in1[5] \& sel);
   assign o[6] = (in0[6] & \sim sel) | (in1[6] & sel);
   assign o[7] = (in0[7] & \sim sel) \mid (in1[7] & sel);
```

endmodule

```
`timescale lns / lps
 // Company:
// Engineer:
// Create Date: 04/11/2022 07:10:50 PM
// Design Name:
// Module Name: m4 1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
 module m4_1(
                input [3:0] in ,
                input [1:0] sel,
                output o
                );
                assign o = (in[0] & \sim sel[1] & \sim sel[0]) | (in[1] & \sim sel[1] & sel[0]) | (in[2] & constant | cons
 sel[1] & ~sel[0]) | (in[3] & sel[1] & sel[0]);
 endmodule
```

```
`timescale lns / lps
// Company:
// Engineer:
//
// Create Date: 04/11/2022 07:10:50 PM
// Design Name:
// Module Name: m8 1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module m8_1(
   input [7:0] in,
   input [2:0]sel,
   output o
   );
   assign o = (in[0] & ~sel[2] & ~sel[1] & ~sel[0]) | (in[1] & ~sel[2] & ~sel[1] &
sel[0]) | (in[2] & ~sel[2] & sel[1] & ~sel[0]) | (in[3] & ~sel[2] & sel[1] & sel[0])
| (in[4] & sel[2] & ~sel[1] & ~sel[0]) | (in[5] & sel[2] & ~sel[1] & sel[0]) |
(in[6] & sel[2] & sel[1] & ~sel[0]) | (in[7] & sel[2] & sel[1] & sel[0]);
endmodule
```


```
`timescale lns / lps
// Company:
// Engineer:
//
// Create Date: 04/11/2022 10:39:10 PM
// Design Name:
// Module Name: fulladder
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module fulladder(
   input a,
   input b,
   input cin,
   output cout,
   output s
   );
   m4_1 ml ( .in({cin, ~cin, ~cin, cin}), .sel({a, b}), .o(s) );
   m4 1 m2 ( .in({1'b1, cin, cin, 1'b0}), .sel({a, b}), .o(cout) );
endmodule
```

```
`timescale lns / lps
// Company:
// Engineer:
//
// Create Date: 04/11/2022 07:28:59 PM
// Design Name:
// Module Name: Incrementer
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Incrementer (
   input [7:0] a0,
   input [1:0] b0,
   output [7:0] s0
   );
   wire [7:0] c0;
   fulladder fa0 (.a(a0[0]), .b(b0[0]), .cin(1'b0), .cout(c0[0]), .s(s0[0]) );
   fulladder fal (.a(a0[1]), .b(b0[1]), .cin(c0[0]), .cout(c0[1]), .s(s0[1]) );
   fulladder fa2 (.a(a0[2]), .b(1'b0), .cin(c0[1]), .cout(c0[2]), .s(s0[2]) );
   fulladder fa3 (.a(a0[3]), .b(1'b0), .cin(c0[2]), .cout(c0[3]), .s(s0[3]) );
   fulladder fa4 (.a(a0[4]), .b(1'b0), .cin(c0[3]), .cout(c0[4]), .s(s0[4]) );
   fulladder fa5 (.a(a0[5]), .b(1'b0), .cin(c0[4]), .cout(c0[5]), .s(s0[5]) );
   fulladder fa6 (.a(a0[6]), .b(1'b0), .cin(c0[5]), .cout(c0[6]), .s(s0[6]) );
   fulladder fa7 (.a(a0[7]), .b(1'b0), .cin(c0[6]), .cout(c0[7]), .s(s0[7]) );
```


endmodule

```
`timescale lns / lps
// Company:
// Engineer:
// Create Date: 04/12/2022 01:47:15 PM
// Design Name:
// Module Name: hex7seg
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module hex7seg(
   input [3:0] n,
   output [6:0] seg out
   );
   wire not n0;
   assign not n0 = \sim n[0];
   m8_1 sevensegment0(.sel(n[3:1]), .in({1'b0, n[0], n[0], 1'b0, 1'b0, not_n0,
l'b0, n[0]}), .o(seg_out[0]));
   m8 1 sevensegment1(.sel(n[3:1]), .in({1'bl, not n0, n[0], 1'b0, not n0, n[0],
1'b0, 1'b0}), .o(seg out[1]));
   m8 1 sevensegment2(.sel(n[3:1]), .in({1'bl, not n0, 1'b0, 1'b0, 1'b0, 1'b0,
not n0, 1'b0}), .o(seg out[2]));
   m8_1 sevensegment3(.sel(n[3:1]), .in({n[0], 1'b0, not_n0, n[0], n[0], not_n0,
l'b0, n[0]}), .o(seg_out[3]));
   m8_1 sevensegment4(.sel(n[3:1]), .in({1'b0, 1'b0, 1'b0, n[0], n[0], 1'b1, n[0],
n[0]}), .o(seg out[4]));
   m8 1 sevensegment5(.sel(n[3:1]), .in({1'b0, n[0], 1'b0, 1'b0, n[0], 1'b0, 1'b1,
n[0]}), .o(seg_out[5]));
   m8 1 sevensegment6(.sel(n[3:1]), .in({1'b0, not n0, 1'b0, 1'b0, n[0], 1'b0,
1'b0, 1'b1}), .o(seg_out[6]));
```


```
`timescale lns / lps
// Company:
// Engineer:
// Create Date: 04/11/2022 08:45:23 PM
// Design Name:
// Module Name: Top Level
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Top_Level(
   input [7:0] sw,
   input btnL,
   input btnC,
   input btnR,
   input clkin,
   output [6:0] seg,
   output dp,
   output [3:0] an
   );
   wire dig sel;
   wire [7:0] inc_out;
   wire [6:0] seg_outl;
   wire [6:0] seg out2;
   assign an[3] = 1'bl;
   assign an[2] = 1'b1;
   assign dp = 1'bl;
   assign an[0] = ~dig_sel;
   assign an[l] = dig_sel;
```




Simulation



Waveform





Most Significant bit and index is on the left

the left


X

1-		
2 — — — f	Si Si So	·.f
	0 0 0	Ic
6-	001	I
7	010	t2
5 0	0 11	± z
72	106	ty
	101	15
	110	±6
	111	T

IoSz 5, 50 + I, 5, 5, 50 + I 25, 5, 50 + I 35, 5, 50

Iy Sz 5, 50 + t 5 5, 50 + t 6 5, 50 + I 75, 5, 50

o Every instance has same port name o Top level uses different wires to connect to posts



FIGIB		7-9	Segment	- Alw	Always active			J.				
El c	Ng	n	n, no	ICA	CB	(((0)	CE	CF	4		
D,	3	0	0 0	0	0	0	0	0	0	7	-	W 13
	0	0	0 1	V	0	0	1	1	1	1		
2		0	10	0	0	L	0	0	1	0	30	
3	O	0		0	0	0	0	+	+	0	110	
Ч	0	1	00	1	0	0	1	b	0	0		Water Street
5	Total Control	Total rel	0 1	6	1	0	0	ф	0	0		
6	0	- 1	10	0	9	0	0	0	0	0		
7	O	1	71/16	0	0	0	. 0	10	1	- b		
8	1	0	00	0	0	0	0	0	0	0		
9		0		0	0	0	114	1	0.	0		1867
lo	T.	0	10	0		0		0	0	0		1
11	1		11	1	1	0	0	0	0	0		
12	1	1		0	1	1	0	0	0	1		
13	Charles and Charles	1 1	01	1	0	0	0	0	1	0		
14		1 1	10	0	1	1	0	0	0	6	11	
15		11	11	0	1	24	11	0	0	0	Tay Y	
10		So	many	-multip	lexers)	172	1		W.		
	1		the Mu				to	be		1		
	Conn				1	1		114	liver.	1		
			e the	insut	57.							
0		1	1						74			
										500		
		17.1			44.77		17.8			3	W.	
		1							l part	65.15	1615	
		1,100							Str		1	
	Sail	4-1-								16		V. Land
		The state of					14/32				-	19.00
A Section of		Jacobi .					11	- 12			121	
		Od E							44	108 9		0
	11 5%	Constitution of the second						21				
	1 /4 /A		Total 197	1		1	The last		PA			
				14								
		The State of the S		Est. Therene	and the same of th	700	-	Day Bar			-	

