Verilog HDL — Part II

044252 - Digital Systems and Computer Structure

Topics Covered Last Time


- Hardware Description Languages and coding styles
- Verilog Building Blocks:
 - Keywords
 - Modules
 - Values / Number representation
 - Data Types
 - Operators
- Assignments and procedural blocks
- Test benches and simulation
- Combinational example

Continuous Assignments - Recap

Wire/Vector assignment are "continuous assignments"

- Connect combinational logic block or other wire to wire input
- When right-hand-side changes, it immediately flows through to left
- Order of statements not important to Verilog, executed totally in parallel
- Designated by the keyword assign

```
wire c;
assign c = a | b;
wire c = a | b; //same thing
```



- Common errors:
 - Not assigning a wire a value
 - Assigning a wire a value more than once

Procedural Blocks

- Two Procedural Constructs
 - initial Statement Executes only once
 - always Statement Executes in a loop
- Sequential: All statements within the block are executed sequentially
- Assign variables using procedural assignments
- Example

```
initial begin
Sum = 0;
Carry = 0;
end
```

always ... begin Sum = A ^ B; Carry = A & B; end

Agenda

- Procedural Execution Control
- Procedural Statement Constructs
- Understanding Simulator Behavior
- Final example FSM

Execution Control

- Initial on simulation start. May be delayed using # (more to come)
- Always execution triggered on:
 - Occurrence of an event in the sensitivity list
 - Event: Change in the logical value

```
always @ (a or b or sel)
begin
if (sel) out = a;
else out = b;
end
```

Executes whenever signals in sensitivity list change.

Sensitivity list should include conditional (sel) and right side (a, b) assignment variables.

Sensitivity list could also be: always @(*)

Procedural Assignments

Drive values onto registers (vector and scalar)

- Occur within procedures such as always and initial
- Triggered when the flow of execution reaches them
- Blocking/Non-blocking
 - Blocking assignment statement (= operator) acts much like in traditional programming languages. The whole statement is done before control passes on to the next statement
 - Non-blocking assignment statement (<= operator)
 evaluates all the right-hand sides for the current time
 unit and assigns the left-hand sides at the end of the
 time unit

Example - Blocking

```
module shifter (in, A,B,C,clk);
  input in, clk;
  input A,B,C;
  reg A, B, C;
  always @ (posedge)clk) begin
    C = B;
    B = A;
    A = in;
                                       Α
                                                      В
  end
                    in
endmodule
                       clk
```

Block interpreted sequentially, but action happens "at once"

Example – Non blocking

```
module shifter (in, A,B,C,clk);
  input in, clk;
  input A,B,C;
  reg A, B, C;
  always @ (posedge clk) begin
    B \leq A;
    A \leq in;
                                        Α
    C \ll B;
                     in
  end
endmodule
                        clk
```

- Non-blocking: all statements interpreted in parallel
 - Everything on the RHS evaluated,
 - Then all assignments performed

Example – Blocking Reordered

```
module shifter (in, A,B,C,clk);
  input in, clk;
  input A,B,C;
  reg A, B, C;
  always @ (posedge clk) begin
    A = in;
    B = A;
    C = B;
  end
                    in
endmodule
                       clk
```

"Complete" Assignments

- If an always block executes, and a variable is not assigned
 - Variable keeps its old value (think implicit state!)
 - NOT combinational logic ⇒ latch is inserted (implied memory)
 - This is usually not what you want: dangerous for the novice!
- Any variable assigned in an always block should be assigned for any (and every!) execution of the block.

Incomplete Triggers

- Leaving out an input trigger usually results in a sequential circuit
- Example: The output of this "and" gate depends on the input history

```
module and_gate (out, in1, in2);
  input in1, in2;
  output out;
  reg out;

always @(in1) begin
   out = in1 & in2;
  end
endmodule
```

Procedural Assignments Summary

- Combinational logic: Use blocking statements inside always blocks with @(*) to mimic logic flow of combinational logic.
- Sequential logic: Use non-blocking statements with always blocks sensitive to rising clock edge to mimic parallel sequential logic.

Agenda

- Procedural Execution Control
- Procedural Statement Constructs
- Understanding Simulator Behavior
- Final example FSM

Loop Statements

- Loop Statements
 - Repeat
 - While
 - For
- Repeat Loop
 - Example:

```
repeat (Count)
sum = sum + 5;
```

• If the condition is evaluated to be 'X' or 'Z' it is treated as if it were '0'.

Loop Statements (cont.)

- While Loop
 - Example:

```
while (Count < 10) begin
sum = sum + 5;
Count = Count +1;
end</pre>
```

• If the condition is evaluated to be 'X' or 'Z' it is treated as if it were '0'.

- For Loop
 - Example:

```
for (Count = 0; Count < 10; Count = Count + 1) begin
  sum = sum + 5;
end</pre>
```

Conditional Statements

- if Statement
- Format:

```
if (condition)
  procedural_statement
else if (condition)
  procedural_statement
else
  procedural_statement
```

• Example:

```
if (Clk)
  Q = 0;
else
  Q = D;
```

Conditional Statements (cont.)

- Case Statement
- Example 1:

```
case (X)
2'b00: Y = A + B;
2'b01: Y = A - B;
2'b10: Y = A / B;
endcase
```

Prone to partial assignment issues

• Example 2:

```
case (3'b101 << 2)
3'b100: A = B + C;
4'b0100: A = B - C;
5'b10100: A = B / C; //This statement is executed endcase
```

Conditional Statements (cont.)

- Variants of case Statements:
 - casex and casez
- casez z is considered as a don't care
- casex both x and z are considered as don't cares
- Example:

```
casez (X)
2'b1z: A = B + C;
2'b11: A = B / C;
endcase
```

Delay based Timing Control

Delay Control (#)


- Expression specifies the time duration between initially encountering the statement and when the statement actually executes.
- Delay in Procedural Assignments
 - Inter-Statement Delay
 - Intra-Statement Delay
- For example:
 - Inter-Statement Delay

$$#10 A = A + 1;$$

Intra-Statement Delay

$$A = #10 A + 1;$$

Delay Statement



Agenda

- Procedural Execution Control
- Procedural Statement Constructs
- Understanding Simulator Behavior
- Final example FSM

- Scheduled using an event queue
- Non-preemptive, no priorities
- Events at a particular time unordered

 Scheduler runs each event at the current time, possibly scheduling more as a result

 Concurrent processes (initial, always) run until they stop at one of the following

- #42
 - Schedule process to resume 42 time units from now
- wait(cf & of)
 - Resume when expression "cf & of" becomes true
- @(a or b or y)
 - Resume when a, b, or y changes
- @(posedge clk)
 - Resume when clk changes from 0 to 1

- Infinite loops are possible and the simulator does not check for them
- This runs forever: no context switch allowed, so ready can never change

```
while (~ready) count = count + 1;
```

• Instead, use

```
wait(ready);
```

Race conditions abound in Verilog

 These can execute in either order: final value of a undefined:

```
always @(posedge clk) a = 0;
always @(posedge clk) a = 1;
```

Agenda

- Procedural Execution Control
- Procedural Statement Constructs
- Understanding Simulator Behavior
- Final example FSM


Final Example - FSM

- Designing a smart counter
- Requirements
 - Receives a start signal.
 - When start signal goes high, starts to count from zero: reset value – 0, first clock after start – Out = 1, second clock after start- 2 etc.
 - Counts until a user defined value. When finished, issues a Finish pulse and waits for a new start.
 - Can receive a pause signal active high. In this case, will wait until pause goes down, and then continue

FSM-Top Level

```
module smart cnt(clk,rst,start,pause,data in,data out,finish cnt);
10
     // parameter list
11
                        _____
12
         parameter G DATA WIDTH = 8;
13
14
15
     // port list
16
     // Clock & Reset
17
18
         input
                                                           clk;
19
         input
                                                           rst;
20
     // Inputs
21
         input
                                                           start;
22
         input
                                                           pause;
23
         input
                 [G DATA WIDTH-1:0]
                                                           data in;
      // Outputs
24
                                                           data out;
         output
                [G DATA WIDTH-1:0]
25
                                                           finish cnt;
26
         output reg
```

FSM - Design



FSM – Writing Code

- Declare states used for FSM
- FSM divided into two processes:
 - Synchronous saves next state
 - Asynchronous decides where to go, control signals
- We use other processes for help

FSM — Declaration and Sync Process

```
// Signal Declerations
31
          localparam IDLE ST = 2'd0;
         localparam CNT ST = 2'd1;
32
          localparam PAUSE ST = 2'd2;
33
34
35
                                                               start d;
          reg
                                                               nxt st, cur st;
          reg [1:0]
36
                                                               cnt, cnt ff, max cnt;
          reg [G DATA WIDTH-1:0]
37
```

```
// Synchronous Process

always @ (posedge clk, posedge rst)

begin: fsm_sync_proc

if (rst == 1'b1)

cur_st <= IDLE_ST;

else

cur_st <= nxt_st;

end // end fsm_sync_proc
```

FSM – Aiding process

```
52
      // Aiding Process
53
           always @(posedge clk, posedge rst)
54
           begin: ff proc
55
               if (rst == 1'b1) begin
56
                  start d <= 1'b0;
57
                   cnt ff <= {G DATA WIDTH{1'b0}};</pre>
58
                   max cnt <= {G DATA WIDTH{1'b1}};</pre>
59
               end
60
               else begin
61
                   start d <= start;
                   cnt ff <= cnt;
62
                   if( (start == 1'b1) && (start d == 1'b0) )
63
64
                        max cnt <= data in;
65
               end
           end // end ff proc
66
67
```

FSM- Async Process

```
68
         Asynchronous Process
69
           always @(*)
70
           begin: fsm async proc
71
               cnt = cnt ff;
                                                                   Defaults
72
               finish cnt = 1'b0;
73
               case(cur st)
74
                   IDLE ST: begin
75
                        if ( (start == 1'b1) && (start d == 1'b0) )
76
                            if (pause == 1'b1)
77
                                nxt st = PAUSE ST; <</pre>
78
                            else
                                                                      Assignment
79
                                nxt st = CNT ST; ←
                                                                     at every branch
80
                        else
81
                            nxt st = IDLE ST; <</pre>
82
                   end // end IDLE ST
83
84
                    PAUSE ST: begin
85
                        if (pause == 1'b1)
86
                            nxt st = PAUSE ST;
87
                        else begin
88
                            nxt st = CNT ST;
89
                            cnt = cnt ff+1;
90
                        end
91
                   end // end PAUSE ST
```

FSM- Async Process-continued

```
93
                    CNT ST: begin
 94
                         if (pause == 1'b1)
 95
                             nxt st = PAUSE ST;
                        else if (cnt ff == max cnt) begin
 96
 97
                             cnt = {G DATA WIDTH{1'b0}};
 98
                             nxt st = IDLE ST;
 99
                             finish cnt = 1'b1;
100
                        end
101
                        else begin
102
                             cnt = cnt ff+1;
103
                             nxt st = CNT ST;
104
                        end
105
                    end // end CNT ST
106
                endcase
107
           end // end fsm async proc
108
```

Assigning a reg value to a wire:

FSM- Test Bench


```
`timescale 1ns/100ps
      module smart cnt_tb();
10
11
12
      // Signal Declerations
13
14
                                                                   CLK:
           reg
15
                                                                   RST:
           reg
16
                                                                   START:
           reg
17
                                                                   PAUSE:
           reg
18
19
      // DUT Instantiation
20
21
22
23
           smart cnt #(.G DATA WIDTH(8)) DUT(.clk(CLK),
24
                                                  .rst(RST),
25
                                                  .start(START),
26
                                                  .pause (PAUSE) ,
                                                  .data in(8'b0001000),
27
28
                                                  .data out(),
                                                  .finish cnt());
29
30
31
```

FSM - Test Bench - continued

```
// Stimuli Generation
33
34
35
36
      // Clock Generation
37
           initial begin
38
               CLK = 0;
39
           end
40
41
           always begin
               #5 CLK = \simCLK;
42
43
           end
44
```

```
45 // Input Generation
46
           initial begin
47
               RST = 1'b0;
48
               PAUSE = 1'b0;
49
               START = 1'b0:
50
               RST = 1'b1:
51
52
               #10
53
               RST = 1'b0:
54
               #30
55
               @ (posedge CLK);
56
               START = 1'b1;
57
               @ (posedge CLK);
               START = 1'b0:
58
59
               repeat(4)
                   @ (posedge CLK);
60
61
               PAUSE = 1'b1;
62
               @ (posedge CLK);
63
               @ (posedge CLK);
64
               PAUSE = 1'b0;
65
               repeat(10)
66
                   @ (posedge CLK);
67
               START = 1'b1;
68
               PAUSE = 1'b1;
69
               repeat(2)
70
                   @ (posedge CLK);
71
               PAUSE = 1'b0;
72
               #100
73
               $finish
74
           end
75
      endmodule
76
```

FSM- in action



FSM - summary

- Before writing design
- Divide into two processes
- Define states with meaningful names
- Every signal (wire) must have:
 - An assignment in all possible branches, or
 - Default assignment

More Information

- Online reference -http://www.asic-world.com/verilog/
- Cheat sheet https://web.stanford.edu/class/ee183/handouts_w
 in2003/VerilogQuickRef.pdf
- Online simulator and examples https://www.edaplayground.com/
- GIYF