


Assignment 1

Student Details

- **uid:** 'u7572718'
- **name:** 'Fangzhou Liu'

CPU_s

Basic CPU



Test Results

CPU: passed

ADD: passed

AND: passed

SUB: passed

ORR: passed

STR: passed

LDR: passed

SETH: passed

MOVL: passed

GP_PC: passed


READ_FLAGS: passed

FLAGS: passed

ALU: passed

FIB: passed
 MEM: passed
 REC: passed
 JUMPS: passed
 COND: passed

Extended CPU



Test Results

CPU: passed
 ADD: passed
 AND: passed
 SUB: passed
 ORR: passed
 STR: passed
 LDR: passed
 SETH: passed
 MOVL: passed
 GP_PC: passed
 READ_FLAGS: passed
 FLAGS: passed
 ALU: passed
 FIB: passed
 MEM: passed
 REC: passed
 JUMPS: passed
 COND: passed

Report

Report of the extensions

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOVL	0	0	0	0	cond	rd			imm8							
SETH	0	0	0	1	cond	rd			imm8							
COPY	0	0	1	0	cond	rd			reg[imm4]				0	0	0	0
STR	0	1	0	0	cond	rd			0	ra			0	0	0	0
LDR	0	1	0	1	cond	rd			0	ra			0	0	0	0
STRE	0	1	1	0	cond	rd			reg[imm4]				0	0	0	0
LDRE	0	1	1	1	cond	rd			reg[imm4]				0	0	0	0
ADD	1	0	0	0	cond	rd			0	ra			0	rb		
SUB	1	0	0	1	cond	rd			0	ra			0	rb		
AND	1	0	1	0	cond	rd			0	ra			0	rb		
ORR	1	0	1	1	cond	rd			0	ra			0	rb		
ADD	1	1	0	0	cond	rd			imm8							
SUB	1	1	0	1	cond	rd			imm8							
AND	1	1	1	0	cond	rd			imm8							
ORR	1	1	1	1	cond	rd			imm8							
ADDE	1	0	0	0	cond	rd			reg[imm4]				reg[imm4]			
SUBE	1	0	0	1	cond	rd			reg[imm4]				reg[imm4]			
ANDE	1	0	1	0	cond	rd			reg[imm4]				reg[imm4]			
ORRE	1	0	1	1	cond	rd			reg[imm4]				reg[imm4]			

Instruction Lookup table ## ALU Immediates I created 4 new cpu instructions to implement ALU operations in I-format that can operate on 8-bit immediate numbers. I changed the 0 in the 14th bit to 1 on top of the traditional 4 operator machine code to turn it into an I-format instruction.

In the Control Unit of my CPU, I added an output IRFORMAT to specify whether the instruction is R-format (output 0) or I-format (output 1) to make it easier to determine whether to enter output-2 in the register (R-format) or an 8-bit immediate (I-format) of bits 0-7 of the instruction into the B of the ALU operator.

I did not change the set name as for `quac.json`, the R-format instructions and I-format instructions can be parsed differently. When I give an instruction `add r1, 15`, the first line of the `demo.quac` without the prefix "r", it will be parsed as an immediate number, so that to implement the machine code `1100 0001 0000 1111`. After executing the instruction, the value stored in `r1` now is 15.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD	1	0	0	0	cond	rd	0	ra	0	rb						
SUB	1	0	0	1	cond	rd	0	ra	0	rb						
AND	1	0	1	0	cond	rd	0	ra	0	rb						
ORR	1	0	1	1	cond	rd	0	ra	0	rb						
ADD	1	1	0	0	cond	rd						imm8				
SUB	1	1	0	1	cond	rd						imm8				
AND	1	1	1	0	cond	rd						imm8				
ORR	1	1	1	1	cond	rd						imm8				

PC Relative Jump

It is also possible to perform immediate arithmetic on the program counter on completing the ALU immediates.

When to operate programmer counter in ALU, RS1=111, inside the register, I added the input R7 (PC) to correspond to the output when RS1 or RS2 is 0b111.

For the second line of the demo.quac, the instruction is add pc, 2, after executing it, the value of the pc now is 1+2=3.

Expanded Register File

I expanded the register file to 16 registers (with fl and pc) and correspondingly change the RS1 RS2 WS to 4-bit. As for all instructions rd cannot be extended to 4-bit, then add a 0 in the most significant bit in Control Unit for rd to meet the 4-bit requirement for RS1 RS2 WS.

I created a new instruction COPY to store values for extended registers. The instruction COPY rd, imm4 will be implemented as $\text{reg}[\text{imm4}] := \text{rd}$ to solve the problem that rd can only be 3 bits that can not store data to the extended registers. I added a status for DMUX 11 to implement this instruction to allow a register copy the value of another register.

e.g.

4th line copy r1, 14 of demo.quac will copy the value “15” stored in r1 to r14.

5th line adde r2, 14, 14 will store the sum of r14 + r14 to r2.

Carry lookahead Adder

For ripple carry adder, each full-adder can be computed when the previous bit's full adder completes the calculation and produces the carry bit Cin. The carry lookahead adder allows the carry bit Ci for each bit to be calculated in advance, and then the summation calculation is performed separately for each bit.

We can find the pattern $C_i = A_i * B_i + A_i * C_{(i-1)} + B_i * C_{(i-1)} = A_i * B_i + (A_i + B_i) * C_{(i-1)}$ where i represents the bit.

So, we let $G_i = A_i B_i$ for generating carry signal, $P_i = A_i + B_i$ for passing carry signal.

We can see when both $A_i B_i$ are 1, the resulting progression $C_i = 1$; when one of A_i and B_i is 1, then pass progression $C_{(i-1)}$ to $C_i = C_{(i-1)}$.

First, I built a 4-bit carry lookahead adder. I used the pattern C_i to calculate separately C_0 C_1 C_2 C_3 .

$$C_0 = C_{in} = G_0 * P_0 * C_{in} \quad C_1 = G_1 + P_1 * C_0 = G_1 + P_1 * G_0 + P_1 * P_0 * C_{in} \quad C_2 = G_2 + P_2 * C_1 = G_2 + P_2 * G_1 + P_2 * G_0 + P_2 * P_1 * G_0 + P_2 * P_1 * P_0 * C_{in} \quad C_3 = G_3 + P_3 * C_2 = G_3 + P_3 * G_2 + P_3 * P_2 * G_1 + P_3 * P_2 * P_1 * G_0 + P_3 * P_2 * P_1 * P_0 * C_{in} \quad C_{out} = C_3$$

By building a PG unit, P_i and G_i will be calculated firstly. And I built a CLU (Carry lookahead unit) to calculate carry bit for each bit. To sum them up,

According to recursion, we can also apply this approach to 16-bit operations to build a 16-bit carry lookahead adder directly. However, the operations to be involved in 16 bits are too complex, so I split it into four 4-bit lookahead adders.


For $C_3 = G_3 + P_3 * C_2 = G_3 + P_3 * G_2 + P_3 * P_2 * G_1 + P_3 * P_2 * P_1 * G_0 + P_3 * P_2 * P_1 * P_0 * C_{in}$, we can let $G_{m0} = G_3 + P_3 * G_2 + P_3 * P_2 * G_1 + P_3 * P_2 * P_1 * G_0$ and $P_{m0} = P_3 * P_2 * P_1 * P_0$ so we can express $C_3 = G_{m0} + P_{m0} * C_{in}$.

Thus, we get:

$$C_3 = G_{m0} + P_{m0} * C_{in} \quad C_7 = G_{m1} + P_{m1} * G_{m0} + P_{m1} * P_{m0} * C_{in} \quad C_{11} = G_{m2} + P_{m2} * G_{m1} + P_{m2} * P_{m1} * G_{m0} + P_{m2} * P_{m1} * P_{m0} * C_{in} \quad C_{15} = G_{m3} + P_{m3} * G_{m2} + P_{m3} * P_{m2} * G_{m1} + P_{m3} * P_{m2} * P_{m1} * G_{m0} + P_{m3} * P_{m2} * P_{m1} * P_{m0} * C_{in}$$

So I built a PGM generator in the 4-bit lookahead adder to generate the G_m and P_m for each 4-bit group. If we define the time the current takes to pass one logic gate including AND NOT and OR gates as one unit time "T", and the XOR gate will take 3T as it will go through a NOT gate, then an AND gate and then an OR gate.

For 16-bit carry lookahead adder, the current for each unit time is listed in the image below.




In T_1 to T_3 , the adder will calculate the sum of A and B by each bit. At the same time, the result of P_i , G_i , G_{mi} , P_{mi} , and the carry bit in the 4-bit cla is generated. In T_4 to T_6 , the final sum for bit 0-3 is done and the C_3 , C_7 , C_{11} and C_{15} will finish the calculation in T_5 and then will flow into the 4bit cla for bit 4-7 8-11 12-15. Then the final result will be done after T_{10} .

Thus, we only have to wait for 10 unit time's delay for current to pass through the logic gates.

For one bit ripple carry full-adder, the delay is $6T$ as there are two XOR gates inside, and for each bit the full adder should wait for the result of previous carry bit, so the delay for 16-bit ripple full adder is much larger than the CLA.

However, the CLA takes up far more gates, it requires much more power consumption. For a 16-bit CLA it requires 154 gates and for 4 bit ripple carry adder it only needs 64 gates.



In my CPU, I add a button and a double throw relay to allow switching between a ripple carry ALU and the carry lookahead ALU.


(987 words)

References


- [1] Carry lookahead adder, Wikipedia. Retrieved from https://en.wikipedia.org/wiki/Carry-lookahead_adder
- [2] HDL series carry lookahead adder (Chinese website), Zhihu. Retrieved from <https://zhuanlan.zhihu.com/p/101332501>

Glossary


16-BIT-LOOKAHEADADDER.dig.png




4-bit-LOOKAHEADADDER.dig.png




CLU.dig.png




PG.dig.png




PGM.dig.png


basic-alu.dig.png




basic-control-unit.dig.png




basic-reg-file.dig.png




extended-alu.dig.png



extended-control-unit.dig.png



extended-lookahead-alu.dig.png



extended-reg-file.dig.png

