GEN FUNCIONES TB

```
library ieee;
use ieee.std logic 1164.all;
entity gen funciones th is
end entity gen funciones tb;
architecture gen funciones of gen funciones this
 signal RELOJ : std logic := '0';
 signal RST : std logic;
 signal ASTRB: std logic:='0';
 signal DSTRB: std logic:='0';
 signal DATA : std logic vector(7 downto 0):=(others =>'0');
 signal PWRITE : std logic := '0';
 signal PWAIT : std logic;
 signal SYNC : std_logic;
 signal SCLK : std logic;
 signal D1
           : std logic;
 signal D2
           : std logic;
begin -- architecture gen funciones
 Device: entity work.epp device1
  port map (
   DATA \Rightarrow DATA,
   PWRITE => PWRITE,
   DSTRB => DSTRB,
   ASTRB \Rightarrow ASTRB,
   PWAIT => PWAIT);
 DUT: entity work.gen funciones
  port map (
   RELOJ => RELOJ,
   RST => RST,
   ASTRB \Rightarrow ASTRB,
   DSTRB => DSTRB,
   DATA \Rightarrow DATA
   PWRITE => PWRITE,
   PWAIT => PWAIT,
   SYNC => SYNC,
   SCLK \Rightarrow SCLK
   D1 => D1,
   D2 => D2);
       Fin1: entity work.DAC121S101
        port map(
              SYNC \Rightarrow SYNC,
              SCLK \Rightarrow SCLK,
              DIN \Rightarrow D1);
       Fin2: entity work.DAC121S101
```

```
port map(

SYNC => SYNC,

SCLK => SCLK,

DIN => D2);
```

RELOJ <= not RELOJ after 5 ns; RST <= '1', '0' after 128 ns;

end architecture gen_funciones;