CNT DPRAM

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity cnt dpram is
 port (
  CLK
          : in std logic;
         : in std logic;
  RST
  DIR : in std_logic_vector (7 downto 0);
  DIR VLD: in std logic;
  DATO: in std logic vector (7 downto 0);
  DATO VLD: in std logic;
  ADDRESS: out std logic vector(7 downto 0);
  DATA : out std logic vector(7 downto 0);
  WE DP1 : out std logic;
  WE DP2 : out std logic);
end cnt dpram;
architecture RTL of cnt dpram is
 constant dir dpram1 : std logic vector(7 downto 0) := x"A1";
 constant dir dpram2 : std logic vector(7 downto 0) := x"A2";
 signal dir ant : std logic vector(7 downto 0);
 signal CEB : std logic;
 signal REC: std logic;
 signal CEC: std logic;
 type MEF is (REP, ESP, ESW, ESD, RES, ESC);
 signal std act, prox std: MEF;
begin
 process (CLK, RST) is
 begin -- process
  if RST = '1' then
   dir ant \le (others => '0');
  elsif CLK'event and CLK = '1' then
   if CEB = '1' then
    dir ant <= DIR;
   end if;
  end if;
 end process;
 process (CLK, RST, REC) is
  variable cnt : std_logic_vector(7 downto 0);
 begin -- process
  if RST = '1' then
   ADDRESS \le (others => '0');
   ent := x''00'';
  elsif REC='0' then
   ADDRESS \le (others => '0');
```

```
ent := x''00'';
 elsif CLK'event and CLK = '1' then
  if CEC = '1' then
   if cnt = x"FF" then
    ent := x''00'';
    ADDRESS <= std logic vector(unsigned(cnt));
         := std logic vector(unsigned(cnt)+1);
    ADDRESS <= std logic vector(unsigned(cnt));
  end if;
 end if;
end process;
DATA \leq DATO;
process (DIR VLD, DATO VLD, std act, DIR, dir ant) is
begin
 case std act is
  when REP =>
   if DIR VLD = '1' and (DIR = dir dpram1 or DIR = dir dpram2) then
    prox std \leq ESP;
   else
    prox std <= REP;
   end if:
  when ESP =>
   if DATO VLD = '1' then
    prox std <= ESW;
   else
     prox std \le ESP;
   end if;
  when ESW \Rightarrow prox std \leq ESC;
  when ESC \Rightarrow prox std \leq ESD;
  when ESD =>
   if DIR VLD = '1' and DIR = dir ant then
    prox std \leq ESP;
   elsif DIR_VLD = '1' and DIR /= dir_ant then
    prox std <= RES;
   elsif DIR VLD = '1' and DIR /= dir dpram1 and DIR /= dir dpram2 then
    prox std \le REP;
   else
    prox std <= ESD;
   end if;
  when RES \Rightarrow prox std \Leftarrow ESP;
 end case;
end process;
process (CLK, RST) is
begin -- process
 if RST = '1' then
  std act \leq REP;
 elsif CLK'event and CLK = '1' then
```

```
std_act <= prox_std;
end if;
end process;

CEC <= '1' when std_act=ESC else '0';
CEB <= '1' when std_act=ESP else '0';
REC <= '0' when (std_act=RES or std_act=REP) else '1';
WE_DP1 <= '1' when std_act = ESW and DIR = dir_dpram1 else '0';
WE_DP2 <= '1' when std_act = ESW and DIR = dir_dpram2 else '0';
end RTL;
```