DPRAM MEM

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity dpram mem is
 port (
  DIN
          : in std logic vector(7 downto 0);
  ADDR IN: in std logic vector(7 downto 0);
         : in std logic;
        : in std logic;
  CLK
          : in std logic;
  RST
  ADDR OUT: in std logic vector(7 downto 0);
  DOUT : out std logic vector(7 downto 0));
end entity;
architecture rtl of dpram mem is
 type mem type is array (255 downto 0) of std logic vector(7 downto 0);
 signal mem: mem type;
 attribute ram style: string;
 attribute ram style of mem: signal is "block";
begin
 process (CLK) is
 begin
  if CLK'event and CLK = '1' then
   if WE='1' then
    mem(to integer(unsigned(ADDR IN))) <= DIN;</pre>
   end if;
  end if;
 end process;
 process (CLK, RST) is
 begin
  if RST = '1' then
   DOUT \le (others => '0');
  elsif CLK'event and CLK = '1' then
   DOUT <= mem(to integer(unsigned(ADDR OUT)));
  end if;
 end process;
end rtl;
```