GEN DIR

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity gen dir is
 port (
  CLK
          : in std logic;
  RST
          : in std logic;
         : in std_logic_vector (7 downto 0);
  DIR
  DIR_VLD : in std_ logic;
  DATO: in std logic vector (7 downto 0);
  DATO VLD: in std logic;
  ADDR OUT: out std logic vector(7 downto 0);
  DATO OK: out std logic);
end gen dir;
architecture rtl of gen dir is
 constant dir frec
                      : std logic vector(7 downto 0) := x"F0";
 signal Valor frec
                      : std logic vector(7 downto 0);
                        : std logic vector(15 downto 0);
 signal Entrada BD
 signal Salida BD
                       : std logic vector(15 downto 0);
                           : std logic vector(15 downto 0);
 signal Salida BD ANT
 signal CEBD
                   : std logic;
                       : std logic_vector (7 downto 0);
 signal DIRAUX
 signal cnt
                   : unsigned (6 downto 0);
 type MEF is (REP, ESP, DAOK);
 signal std act, prox std: MEF;
begin
 process (CLK, RST, DIR VLD) is
 begin -- process
  if RST = '1' then
   DIRAUX \le (others => '0');
  elsif CLK'event and CLK = '1'then
   if DIR VLD = '1' then
    DIRAUX <= DIR:
   end if;
  end if;
 end process;
 process (CLK, RST) is
 begin -- process
  if RST = '1' then
   Valor frec \leq (others \Rightarrow '0');
  elsif CLK'event and CLK = '1' then
   if DIRAUX = dir frec then
    Valor frec <= DATO;
   end if:
  end if;
 end process;
```

```
Entrada BD <= std logic vector(unsigned(Valor frec)+unsigned(Salida BD));
process (CLK, RST) is
begin -- process
 if RST = '1' then
  Salida BD \le (others => '0');
 elsif CLK'event and CLK = '1' then
  if CEBD = '1' then
   Salida BD <= Entrada BD;
  end if:
 end if:
end process;
ADDR OUT <= Salida BD(15 downto 8);
process (CLK, RST, DATO VLD, DIR) is
begin -- process
 if RST = '1' then
  cnt \le (others => '0');
 elsif DATO VLD = '1' or DIR/=dir free then
  cnt \le (others = > '0'):
 elsif CLK'event and CLK = '1' then
  if cnt = 68 then
   cnt \le (others => '0');
  else
   cnt \le cnt + 1;
  end if;
 end if;
end process;
CEBD \leq= '1' when cnt = 68 else '0';
--Parte 1 MEF
process (std act, Salida_BD_ANT, Salida_BD,CEBD) is
begin -- process
 case std act is
  when REP =>
   if (Salida BD(15 downto 8) /= Salida BD ANT(15 downto 8)) or (Salida BD ANT=x"0000" and CEBD = '1') then
     prox std \le ESP;
   else
     prox std <= REP;</pre>
   end if;
  when ESP \Rightarrow prox std \Leftarrow DAOK;
  when DAOK \Rightarrow prox std \Leftarrow REP;
 end case;
end process;
process (CLK, RST) is
begin -- process
 if RST = '1' then
```

```
std_act <= REP;
  elsif CLK'event and CLK = '1' then
   std_act <= prox_std;
  end if;
 end process;
 DATO_OK <= '1' when std_act = DAOK else '0';
 process (CLK, RST) is
 begin -- process
  if RST = '1' then
   Salida_BD_ANT <= (others => '0');
  elsif CLK'event and CLK = '1' then
        if cnt=2 then
   Salida_BD_ANT <= Salida_BD;
             end if;
  end if;
 end process;
end rtl;
```