CNT EPP TB

```
library ieee;
use ieee.std logic 1164.all;
entity cnt epp tb is
end entity cnt_epp_tb;
architecture cnt epp of cnt epp tb is
 component cnt epp is
  port (
   CLK
              : in std logic;
             : in std logic;
   RST
   ASTRB: in std logic;
   DSTRB: in std logic;
             : inout std logic vector(7 downto 0);
   DATA
   PWRITE: in std logic;
   PWAIT: out std logic;
   DATO RD: in std logic vector(7 downto 0);
   CE RD: out std logic;
             : out std logic vector (7 downto 0);
   DIR
   DIR_VLD: out std logic;
   DATO : out std logic vector (7 downto 0);
   DATO VLD: out std logic);
 end component;
 component epp device is
 port (
  DATA: inout std logic vector(7 downto 0);
  PWRITE: out std logic;
  DSTRB: out std logic;
  ASTRB: out std logic;
  PWAIT: in std logic);
 end component;
 signal CLK i : std logic := '0';
 signal RST_i : std_logic := '1';
 signal ASTRB i : std logic := '1';
 signal DSTRB i : std logic := '1';
 signal DATA io : std logic vector(7 downto 0);
 signal PWRITE i : std logic := '1';
 signal PWAIT o : std logic;
 signal DATO RD i: std logic vector(7 downto 0) := (others => '0');
 signal CE RD o : std logic;
 signal DIR o : std logic vector(7 downto 0) := (others => '0');
 signal DIR VLD o: std logic;
 signal DATO o : std logic vector (7 downto 0);
 signal DATO VLD o: std logic;
begin -- architecture cnt epp
 DUT: entity work.cnt epp
```

```
port map (
   CLK => CLK i,
   RST => RST i,
   ASTRB => ASTRB i,
   DSTRB => DSTRB i,
   DATA => DATA io,
   PWRITE => PWRITE_i,
   PWAIT => PWAIT o,
   DATO RD => DATO RD i,
   CE_RD \Rightarrow CE_RD_o,
   DIR => DIR_o,
   DIR VLD => DIR VLD o,
   DATO \Rightarrow DATO o,
   DATO_VLD => DATO_VLD_o);
 epp: entity work.epp device
  port map (
             DATA => DATA io,
                  PWRITE => PWRITE i,
                  DSTRB \Rightarrow DSTRB i,
                  ASTRB => ASTRB_i,
                  PWAIT => PWAIT_o);
 CLK_i <= not CLK_i after 5 ns;
 RST i \le 11', '0' after 25 ns;
 DATO RD i \le x"33" after 6250 ns, x"00" after 7250 ns;
end architecture cnt epp;
```