GEN FUNCIONES

```
library ieee;
use ieee.std logic 1164.all;
entity gen funciones is
 port (
  RELOJ: in std logic;
  RST: in std logic;
  ASTRB: in std logic;
  DSTRB: in std logic;
  DATA: inout std logic vector(7 downto 0);
  PWRITE: in std logic;
  PWAIT: out std logic;
  SYNC : out std logic;
  SCLK: out std logic;
  D1 : out std logic;
  D2 : out std logic);
end gen funciones;
architecture rtl of gen funciones is
 signal CLK : std logic;
 signal DIR : std logic vector (7 downto 0);
 signal DIR VLD
                   : std logic;
 signal DATO : std logic vector (7 downto 0);
 signal DATO VLD: std logic;
 signal DATO RD : std logic vector (7 downto 0);
 signal CE RD: std logic;
signal ADDRESS: std logic vector(7 downto 0);
 signal DATA DP : std logic vector (7 downto 0);
 signal WE DP1 : std logic;
 signal WE DP2 : std logic;
 signal DATO1 : std logic vector (7 downto 0);
 signal DATO2 : std logic vector (7 downto 0);
 signal ADDR OUT: std logic vector(7 downto 0);
 signal DATO OK: std logic;
begin -- rtl
U dcm:entity work.dcm
 port map
 (CLK IN \Rightarrow RELOJ,
  CLK OUT \Rightarrow CLK,
  RESET \Rightarrow RST);
U cnt epp:entity work.cnt epp
  port map (
            => CLK
    CLK
    RST
          \Rightarrow RST.
    ASTRB => ASTRB
    DSTRB => DSTRB.
    DATA => DATA
    PWRITE => PWRITE,
```

```
PWAIT => PWAIT,
   DATO_RD => DATO_RD,
   CE RD \Rightarrow CE RD,
   DIR
         \Rightarrow DIR,
   DIR VLD => DIR VLD,
   DATO \Rightarrow DATO,
   DATO_VLD => DATO_VLD);
U cnt dpram:entity work.cnt dpram
 port map (
   CLK
           => CLK,
   RST
          => RST
   DIR
          \Rightarrow DIR,
   DIR VLD => DIR VLD,
   DATO => DATO,
   DATO VLD => DATO VLD,
   ADDRESS => ADDRESS,
   DATA \Rightarrow DATA DP,
   WE DP1 => WE DP1,
   WE DP2 \Rightarrow WE DP2);
U_dpram_mem1 : entity work.dpram_mem
 port map (
          \Rightarrow DATA_DP,
   DIN
   ADDR IN \Rightarrow ADDRESS,
          => WE DP1,
   WE
           => CLK,
   CLK
          => RST,
   RST
   ADDR OUT => ADDR OUT,
   DOUT \Rightarrow DATO1);
U dpram mem2: entity work.dpram mem
 port map (
   DIN
          => DATA DP,
   ADDR IN => ADDRESS,
   WE
          => WE DP2,
   CLK
           => CLK,
   RST
          \Rightarrow RST.
   ADDR OUT => ADDR OUT,
   DOUT => DATO2);
 U gen dir:entity work.gen dir
 port map (
   CLK
           => CLK,
   RST
          \Rightarrow RST,
   DIR
          \Rightarrow DIR,
   DIR VLD => DIR VLD,
   DATO \Rightarrow DATO,
   DATO VLD => DATO VLD,
   ADDR OUT => ADDR OUT,
   DATO OK \Rightarrow DATO OK;
```

```
U_cnt_dac :entity work.cnt_dac
port map (
    CLK => CLK,
    RST => RST,
    DATO1 => DATO1,
    DATO2 => DATO2,
    DATO_OK => DATO_OK,
    SYNC => SYNC,
    SCLK => SCLK,
    D1 => D1,
    D2 => D2);
end rtl;
```