CNT DPRAM TB

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity cnt dpram th is
end entity cnt dpram tb;
architecture cnt dpram of cnt dpram tb is
 -- component ports
 signal CLK : std logic := '1';
 signal RST : std logic;
 signal DIR : std logic vector (7 downto 0):= (others \Rightarrow '0');
 signal DIR VLD : std logic :='0';
 signal DATO : std logic vector (7 downto 0):= (others => '0');
 signal DATO VLD : std logic :='0';
 signal ADDRESS: std logic vector(7 downto 0);
 signal DATA : std logic vector(7 downto 0);
 signal WE DP1 : std logic;
 signal WE DP2 : std logic;
begin -- architecture ent dpram
 -- component instantiation
 DUT: entity work.cnt dpram
  port map (
   CLK
           => CLK,
   RST => RST,
   DIR => DIR,
   DIR VLD => DIR VLD,
   DATO => DATO,
   DATO VLD => DATO VLD,
   ADDRESS => ADDRESS,
   DATA \Rightarrow DATA,
   WE DP1 \Rightarrow WE DP1,
   WE DP2 \Rightarrow WE DP2);
 -- clock generation
 CLK <= not CLK after 5 ns;
 RST <= '1', '0' after 50 ns;
 process is
  procedure dpram(Dvalue:in std logic vector(7 downto 0);
           Dat:in integer;
```

```
Daux:in integer)is
  begin
   wait for 60 ns;
   DIR <= Dvalue;
   DIR VLD <= '1';
   wait for 10 ns;
   DIR_VLD <= '0';
   wait for 40 ns;
   DATO <= std logic vector(to unsigned(Dat+Daux, 8));
   DATO VLD <= '1';
   wait for 10 ns;
   DATO VLD <= '0';
  end procedure;
begin
 wait for 100 ns;
 for io in 0 to 5 loop
  dpram(Dvalue => x"A1",Dat => 35,Daux => io);
 end loop;
 for iu in 0 to 10 loop
  dpram(Dvalue \Rightarrow x"A2",Dat \Rightarrow 213,Daux \Rightarrow iu);
 end loop;
 dpram(Dvalue => x"AA", Dat => 73, Daux => 0);
 for ie in 0 to 2 loop
  dpram(Dvalue => x"A2",Dat => 11,Daux => ie);
 end loop;
 dpram(Dvalue => x"AA",Dat => 30,Daux => 1);
 for ia in 0 to 2 loop
  dpram(Dvalue => x"A1", Dat => 251, Daux => ia);
 wait for 60 ns;
 end loop;
 assert True report "FINAL TEST" severity note;
end process;
```

end architecture cnt dpram;