CNT DAC TB

```
library ieee;
use ieee.std logic 1164.all;
entity cnt dac tb is
end entity cnt dac tb;
architecture for dac tb of cnt dac tb is
 signal CLK
              : std logic := '1';
              : std_logic;
 signal RST
 signal DATO1 : std logic vector(7 downto 0);
 signal DATO2 : std logic vector(7 downto 0);
 signal DATO OK: std logic;
 signal SYNC : std_logic;
 signal SCLK : std logic;
 signal D1
             : std logic;
              : std logic;
 signal D2
begin -- architecture for dac tb
 DUT : entity work.cnt_dac
  port map (
   CLK => CLK
   RST => RST,
   DATO1 \Rightarrow DATO1,
   DATO2 \Rightarrow DATO2
   DATO OK \Rightarrow DATO OK,
   SYNC => SYNC,
   SCLK => SCLK,
   D1 \Rightarrow D1
   D2
          => D2);
 T1: entity work.DAC121S101
  port map (
  SYNC => SYNC,
  SCLK \Rightarrow SCLK,
  DIN => D1);
 T2: entity work.DAC121S101
  port map (
  SYNC => SYNC,
  SCLK \Rightarrow SCLK
  DIN \Rightarrow D2);
 -- clock generation
 Clk <= not Clk after 5 ns;
 rst <= '1', '0' after 50 ns;
 DATO1 \leq x''00'', x''A5'' after 100 ns;
 DATO2 \leq x"00", x"5A" after 120 ns;
 DATO OK <= '0', '1' after 200 ns, '0' after 220 ns;
end architecture for dac tb;
```