DCM

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
use ieee.numeric std.all;
library unisim;
use unisim.vcomponents.all;
entity dcm is
port
(-- Clock in ports
 CLK IN
            : in std logic;
 -- Clock out ports
               : out std logic;
 CLK OUT
 -- Status and control signals
 RESET
           : in
                      std logic
);
end dcm;
architecture xilinx of dcm is
 attribute CORE GENERATION INFO: string;
 attribute CORE GENERATION INFO of xilinx:
 -- Input clock buffering / unused connectors
 signal clkin1
                    : std logic;
 -- Output clock buffering
 signal clk out1 internal: std logic;
 signal clkfb : std logic;
 signal clk0
                   : std logic;
 signal clkfbout : std logic;
 signal locked internal : std logic;
 signal status internal : std logic vector(7 downto 0);
begin
 -- Input buffering
 clkin1 buf: IBUFG
 port map
 (O \Rightarrow clkin1,
  I \Rightarrow CLK IN);
 -- Clocking primitive
 -- Instantiation of the DCM primitive
 -- * Unused inputs are tied off
 -- * Unused outputs are labeled unused
 dcm_sp_inst: DCM_SP
 generic map
 (CLKDV DIVIDE
                         => 2.000,
  CLKFX DIVIDE
                        =>1,
```

```
CLKFX MULTIPLY
                        =>4
                        => FALSE,
  CLKIN_DIVIDE_BY_2
  CLKIN PERIOD
                      => 10.0,
  CLKOUT PHASE SHIFT => "NONE",
                       => "1X",
  CLK FEEDBACK
  DESKEW ADJUST
                        => "SYSTEM SYNCHRONOUS",
  PHASE SHIFT
  STARTUP WAIT
                      => FALSE)
 port map
 -- Input clock
 (CLKIN
                 => clkin1,
                 => clkfb,
  CLKFB
  -- Output clocks
  CLK0
                => clk0,
  CLK90
                 => open,
  CLK180
                 => open,
  CLK270
                 => open,
  CLK2X
                 => open,
  CLK2X180
                   => open,
  CLKFX
                 => open,
  CLKFX180
                   => open,
  CLKDV
                  => open,
 -- Ports for dynamic phase shift
                 => '0'
  PSCLK
  PSEN
                => '0',
                   => '0',
  PSINCDEC
  PSDONE
                  => open,
 -- Other control and status signals
  LOCKED
                   => locked internal,
  STATUS
                  => status internal,
  RST
               => RESET,
 -- Unused pin, tie low
                 => '0');
  DSSEN
 -- Output buffering
 clkfb <= clk out1 internal;
 clkout1 buf: BUFG
 port map
 (O => clk out1 internal,
 I \Rightarrow clk0;
 CLK OUT <= clk out1 internal;
end xilinx;
```