CNT DAC

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity ent dac is
 port (
  CLK
        : in std logic;
  RST: in std logic;
  DATO1: in std logic vector(7 downto 0);
  DATO2 : in std logic vector(7 downto 0);
  DATO OK: in std logic;
  SYNC : out std_logic;
  SCLK : out std logic;
        : out std logic;
  D1
  D2
        : out std logic);
end cnt dac;
architecture RTL of cnt dac is
               : std logic vector(7 downto 0);
 signal D1BD
                : std logic vector(7 downto 0);
 signal D2BD
 signal SCDATA : std logic vector(3 downto 0);
 signal CEC
               : std logic;
               : std logic;
 signal Q0
 signal Q1
               : std logic;
 signal FinTX : std logic;
 signal Stado Rep : std logic;
 signal RE CB : std logic;
 type MEF is (REP, TX, R1, R2);
 signal std act, prox std: MEF;
begin -- RTL
 process (CLK, RST) is
 begin
  if RST = '1' then
   D1BD \le (others => '0');
  elsif CLK'event and CLK = '1' then
   if DATO OK = '1' then
    D1BD(0) \le DATO1(0);
    D1BD(1) \le DATO1(1);
    D1BD(2) \le DATO1(2);
    D1BD(3) \le DATO1(3);
    D1BD(4) \le DATO1(4);
    D1BD(5) \le DATO1(5);
    D1BD(6) \le DATO1(6);
    D1BD(7) \le DATO1(7);
   end if;
  end if:
 end process;
```

```
process (CLK, RST) is
begin
 if RST = '1' then
  D2BD \le (others => '0');
 elsif CLK'event and CLK = '1' then
  if DATO OK = '1' then
   D2BD(0) \le DATO2(0);
   D2BD(1) \le DATO2(1);
   D2BD(2) \leq DATO2(2);
   D2BD(3) \leq DATO2(3);
   D2BD(4) \le DATO2(4);
   D2BD(5) \leq DATO2(5);
   D2BD(6) \le DATO2(6);
   D2BD(7) \le DATO2(7);
  end if;
 end if;
end process;
process (D1BD, SCDATA) is
begin
 case SCDATA is
            when "0000" => D1 <= '0';
  when "0001" => D1 <= '0';
  when "0010" => D1 <= '0';
  when "0011" => D1 <= '0';
  when "0100" => D1 <= D1BD(0);
  when "0101" => D1 \le D1BD(1);
  when "0110" => D1 \le D1BD(2);
  when "0111" => D1 \le D1BD(3);
  when "1000" => D1 <= D1BD(4);
  when "1001" => D1 <= D1BD(5);
  when "1010" => D1 <= D1BD(6);
  when "1011" => D1 \le D1BD(7);
  when "1100" \Rightarrow D1 \ll '0';
  when "1101" \Rightarrow D1 \leq '0';
  when "1110" \Rightarrow D1 \iff '0';
  when others \Rightarrow D1 \iff '0';
 end case:
end process;
process (D2BD, SCDATA) is
begin
 case SCDATA is
            when "0000" => D2 <= '0';
  when "0001" => D2 <= '0';
  when "0010" => D2 <= '0';
  when "0011" => D2 <= '0';
  when "0100" => D2 \le D2BD(0);
  when "0101" => D2 <= D2BD(1);
  when "0110" => D2 \le D2BD(2);
  when "0111" => D2 \le D2BD(3);
  when "1000" => D2 <= D2BD(4);
```

```
when "1001" => D2 <= D2BD(5);
  when "1010" => D2 <= D2BD(6);
  when "1011" => D2 <= D2BD(7);
  when "1100" => D2 <= '0';
  when "1101" \Rightarrow D2 \iff '0';
  when "1110" \Rightarrow D2 \iff '0';
  when others \Rightarrow D2 \leq '0';
 end case;
end process;
CEC \le '1' when Q0 = '1' and Q1 = '0' else '0';
SCLK \le Q1;
process (CLK, RST, Stado Rep) is
begin
      if RST = '1' then
        SCDATA \le (others => '0');
                                         --pone a 0 pero seria 1 preguntar
 elsif Stado Rep = '0' then
  SCDATA \le (others => '0');
                                   --pone a 0 pero seria 1 preguntar
 elsif CLK'event and CLK = '1' then
  if CEC = '1' then
   if SCDATA = x"0" then
     SCDATA \le (others => '1');
     SCDATA <= std logic vector(unsigned(SCDATA)-1);
   end if;
  end if;
 end if;
end process;
process (CLK, RST, RE CB) is
 variable cnt : std logic vector(1 downto 0);
begin
 if RST = '1' then
  cnt := (others => '0');
  Q0 \le '0';
  O1 <= '0';
 elsif RE CB = '0' then
  cnt := (others => '0');
  Q0 <= '0';
  Q1 \le '0';
 elsif CLK'event and CLK = '1' then
  if cnt = "11" then
   cnt := (others => '0');
   Q0 \leq cnt(0);
   Q1 \leq cnt(1);
   cnt := std logic vector(unsigned(cnt)+1);
   O0 \leq cnt(0):
   Q1 \leq cnt(1);
  end if;
```

```
end if:
 end process;
 process (DATO OK, FinTX, std act) is
 begin
  case std act is
   when REP =>
    if DATO OK = '1' then
      prox std \leq TX;
    else
      prox std <= REP;
    end if;
   when Tx =>
    if FinTX = '1' then
      prox std \le R1;
    else
      prox std \leq TX;
    end if;
   when R1 \Rightarrow prox std \ll R2;
   when R2 \Rightarrow prox std \ll REP;
  end case;
 end process;
 process (CLK, RST) is
 begin -- process
  if RST = '1' then
   std act \leq REP;
  elsif CLK'event and CLK = '1' then
   std act <= prox std;
  end if;
 end process;
 process (std act, DATO OK) is
 begin -- process
  case std act is
   when REP \Rightarrow SYNC \Leftarrow '1';
   when TX =>
    if DATO OK = '0' then
      SYNC <= '0';
    else
      SYNC <= '1';
    end if;
   when R1 \Rightarrow SYNC \ll 0';
   when R2 \Rightarrow SYNC \ll 0';
  end case;
 end process;
 FinTX \leq= '1' when SCDATA = "0000" and std act = TX and Q1 = '1' else '0';
 Stado Rep <= '0' when std act = REP else '1';
 RE CB \le 0' when std act = REP or DATO OK = 1' else '1';
end RTL;
```