## **GEN DIR TB**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity gen dir tb is
end entity gen dir tb;
architecture gen dir of gen dir tb is
 -- component ports
 signal CLK : std_logic := '0';
signal RST : std_logic := '1';
 signal DIR : std logic vector (7 downto 0) := (others \Rightarrow '0');
 signal DIR VLD: std logic
                                        = '0'
 signal DATO : std logic vector (7 downto 0) := (others \Rightarrow '0');
 signal DATO_VLD : std_logic
 signal ADDR OUT: std logic vector(7 downto 0);
 signal DATO OK: std logic;
begin -- architecture gen dir
 -- component instantiation
 DUT: entity work.gen dir
  port map (
   CLK => CLK,
   RST => RST,
   DIR => DIR,
   DIR VLD => DIR VLD,
   DATO \Rightarrow DATO,
   DATO VLD => DATO VLD,
   ADDR OUT => ADDR OUT,
   DATO OK \Rightarrow DATO OK);
 -- clock generation
 CLK <= not CLK after 5 ns;
 RST <= '1', '0' after 30 ns;
 process is
  procedure dpram(Dvalue:in std logic vector(7 downto 0);
            Dat:in std logic vector(7 downto 0))is
   begin
    DIR <= Dvalue:
    DIR VLD <= '1';
    wait for 10 ns;
```

```
DIR VLD <= '0';
   wait for 50 ns;
   DATO <= Dat;
   DATO VLD <= '1';
   wait for 10 ns;
   DATO VLD <= '0';
  end procedure;
begin
 wait for 80 ns;
 dpram(Dvalue => x"FF", Dat => x"0A");
      wait for 1000 ns;
 dpram(Dvalue => x"F0",Dat => x"0A");
      wait for 50000 ns;
 dpram(Dvalue => x"FF",Dat => x"0A");
      wait for 2000 ns;
 assert True report "FINAL TEST" severity note;
end process;
```

end architecture gen\_dir;