EPP DEVICE 1

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use std.textio.all;
use ieee.std logic textio.all;
entity epp device1 is
 port (
  DATA: inout std logic vector(7 downto 0);
  PWRITE: out std logic;
  DSTRB: out std logic;
  ASTRB : out std logic;
  PWAIT : in std logic);
end epp device1;
architecture sim of epp device1 is
 constant T clk epp : time
                                 := 100 ns; -- Internal clock period.
                    : std logic := '0'; -- Internal clock signal.
 signal clk epp
 signal read value : std logic vector(7 downto 0) := (others \Rightarrow '0');
 constant dir free : std logic vector( 7 downto 0) := x"F0";
 constant dir dpram1 : std logic vector(7 downto 0) := x"A1";
 constant dir dpram2 : std logic vector( 7 downto 0) := x"A2";
 constant EPP_cicle_length
                                    real := 0.5:
begin
 -- internal clock signal generation.
 clk epp <= not(clk epp) after T clk epp/2;
process
  procedure epp cicle (address: in std logic vector(7 downto 0);
                  data io : inout std_logic_vector(7 downto 0);
                  r w: in character) is
  begin
   wait until clk epp = '1';
   PWRITE <= '0';
   wait until clk epp = '1';
   ASTRB <= '0':
   data <= address;
   wait for T clk epp*EPP cicle length;
   ASTRB <= '1';
   wait until clk epp = '1';
          \leq (others \Rightarrow 'Z');
   PWRITE <= '1';
   wait until clk epp = '1';
   wait for T clk epp*EPP cicle length;
   if r w = 'w' then
                              -- write cicle
```

```
PWRITE <= '0';
    data <= data io;
   end if;
   wait until clk epp = '1';
   DSTRB <= '0';
   wait for T_clk_epp*EPP_cicle_length;
   if r w = 'r' then
    data io:= data;
   end if;
   DSTRB <= '1';
   wait until clk epp = '1';
   data \leq (others \Rightarrow 'Z');
   PWRITE <= '1';
   wait until clk epp = '1';
  end procedure;
file arch in: text;
variable bf : line;
  variable dato rd : std_logic_vector(7 downto 0);
   variable dato: std logic vector(7 downto 0);
  variable dir : std_logic_vector(7 downto 0);
 begin
  --inicialización
  data \leq (others \Rightarrow 'Z');
  PWRITE <= '1';
  DSTRB <= '1';
  ASTRB <= '1';
  dir := (others => '0');
  wait for 160 ns;
  file open(arch in,"../Souce/Vo1.dat",read mode);
   dir:= dir dpram1
  while not endfile(arch_in) loop
   readline (arch in, bf);
   hread (bf, dato rd);
   dato:=dato rd;
   epp cicle (address => dir,
            data io => dato,
            r w => 'w');
  end loop;
  file close(arch in);
file_open(arch_in,"../Souce/Vo2.dat",read_mode);
  dir:= dir dpram2
  while not endfile(arch in) loop
   readline (arch in, bf);
```

```
hread (bf, dato rd);
   dato:=dato rd;
   epp cicle ( address => dir,
           data io \Rightarrow dato,
           r w^{-} => 'w');
  end loop;
  file_close(arch_in);
  dir := dir frec;
       dato:=x"13";
  epp cicle (address => dir,
           data io => dato,
           r w
                     => 'w');
wait for 5 ms;
  dir := dir frec;
       dato:=x"73";
  epp cicle (address => dir,
           data_io => dato,
                     => 'w');
           r w
wait for 5 ms;
       dato:=x"bf";
  epp cicle ( address => dir,
           data io => dato,
           r w
                     => 'w');
  wait for 5 ms;
       dato:=x"ff";
  epp cicle (address => dir,
           data io => dato,
                     => 'w');
           r_w
wait for 5 ms;
 report "FIN CONTROLADO DE LA SIMULACION" severity failure;
 end process;
end sim;
```