CNT EPP

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity cnt epp is
 port (
  CLK
         : in std_logic;
  RST : in std logic;
  ASTRB : in std logic;
  DSTRB: in std logic;
  DATA : inout std_logic_vector(7 downto 0);
  PWRITE: in std logic;
  PWAIT : out std logic;
  DATO RD: in std logic vector(7 downto 0);
  CE RD : out std logic;
  DIR : out std logic vector (7 downto 0);
  DIR VLD : out std logic;
  DATO : out std logic vector (7 downto 0);
  DATO VLD: out std logic);
end;
architecture rtl of cnt_epp is
 signal DFAS: std logic;
 signal DFDS: std logic;
 signal ASBD : std logic;
 signal DSBD: std logic;
begin
 PWAIT <= '1' when(ASTRB='0' or DSTRB='0') else '0';
 process (DSTRB,PWRITE, DATO RD) is
 begin -- process
  if DSTRB='0' and PWRITE='1' then
   CE RD <= '1';
             DATA <= DATO RD;
  else
   CE RD \leq= '0';
             DATA \leq (others \Rightarrow 'Z');
  end if;
 end process;
 process (CLK, RST) is
 begin -- process
  if RST = '1' then
   ASBD <= '1';
  elsif CLK'event and CLK = '1' then
   ASBD \leq ASTRB;
  end if;
 end process;
 DFAS <= '1' when (ASTRB='1' and ASBD='0') else '0';
```

```
process (CLK, RST) is
 begin -- process
  if RST = '1' then
   DIR_VLD \le '0';
  elsif CLK'event and CLK = '1' then
   DIR VLD <= DFAS;
  end if;
 end process;
 process (CLK, RST) is
 begin -- process
  if RST = '1' then
   DIR \leq (others \Rightarrow '0');
  elsif CLK'event and CLK = '1' then
   if DFAS='1' then
    DIR <= DATA;
   end if;
  end if;
 end process;
 process (CLK, RST) is
 begin -- process
  if RST = '1' then
   DSBD <= '1';
  elsif CLK'event and CLK = '1' then
   DSBD <= DSTRB;
  end if;
 end process;
 DFDS <= '1' when (DSTRB='1' and DSBD='0' and PWRITE='0') else '0';
 process (CLK, RST) is
 begin -- process
  if RST = '1' then
   DATO VLD \le 0';
  elsif CLK'event and CLK = '1' then
   DATO VLD <= DFDS;
  end if;
 end process;
 process (CLK, RST) is
 begin -- process
  if RST = '1' then
   DATO \leq (others \Rightarrow '0');
  elsif CLK'event and CLK = '1' then
   if DFDS='1' then
    DATO \le DATA;
   end if;
  end if:
 end process;
end rtl;
```