## **EPP DEVICE**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use std.textio.all;
use ieee.std logic textio.all;
entity epp device is
 port (
  DATA: inout std logic vector(7 downto 0);
  PWRITE: out std logic;
  DSTRB: out std logic;
  ASTRB: out std logic;
  PWAIT: in std logic);
end epp device;
architecture sim of epp device is
 constant T clk epp : time
                                               := 100 ns; -- Internal clock period.
 signal clk epp
                     : std logic
                                             := '0'; -- Internal clock signal.
 signal read_value : std_logic_vector(7 downto 0) := (others => '0');
constant dir_frec : std_logic_vector(7 downto 0) := x"F0";
 constant dir dpram1
                          : std logic vector(7 downto 0) := x"A1";
                          : std logic vector(7 downto 0) := x"A2";
 constant dir dpram2
 constant EPP cicle length: natural
                                                   := 10:
 -- internal clock signal generation.
 clk epp <= not(clk epp) after T clk epp/2;
 process
  procedure epp cicle (address: in std logic vector(7 downto 0);
                data io: inout std logic vector(7 downto 0);
                r w : in character) is
  begin
   wait until clk epp = '1';
   PWRITE <= '0';
   wait until clk epp = '1';
   ASTRB \le 0';
   data <= address;
   wait for T clk epp*EPP cicle length;
   ASTRB <= '1';
   wait until clk epp = '1';
   data \leq (others \Rightarrow 'Z');
   PWRITE <= '1';
   wait until clk epp = '1';
   wait for T clk epp*EPP cicle length;
   if r w = 'w' then
                              -- write cicle
     PWRITE <= '0';
```

```
data <= data io;
  end if;
  wait until clk epp = '1';
  DSTRB <= '0';
  wait for T clk epp*EPP cicle length;
  if r w = 'r' then
   data io := data;
  end if;
  DSTRB <= '1';
  wait until clk epp = '1';
  data \leq (others \Rightarrow 'Z');
  PWRITE <= '1';
  wait until clk epp = '1';
 end procedure;
file arch in : text;
variable bf : line;
variable dato : std logic vector(7 downto 0);
 variable dir : std_logic_vector(7 downto 0);
begin
--inicialización
data \leq (others \Rightarrow 'Z');
PWRITE <= '1';
DSTRB <= '1';
ASTRB <= '1';
dir := (others => '0');
wait for 130 ns;
DIR := dir dpram1;
DATO := X''34'';
epp cicle (address => dir,
        data io \Rightarrow dato,
        r w => 'w');
DIR := x''32'';
epp cicle (address => dir,
        data io \Rightarrow dato,
        r w => 'r');
read value <= dato;
      wait for 130 ns;
DIR := dir frec;
DATO := X'''22'';
epp_cicle (address => dir,
        data io \Rightarrow dato,
        r w => 'w');
      wait for 130 ns;
```