

TOP_SYSTEM1_TB

```
library ieee;
use ieee.std_logic_1164.all;

entity top_system1_tb is
end entity top_system1_tb;

architecture top_system1 of top_system1_tb is

    signal CLK      : std_logic := '0';
    signal RST      : std_logic := '0';
    signal ASTRB    : std_logic := '1';
    signal DSTRB    : std_logic := '1';
    signal DATA    : std_logic_vector(7 downto 0);
    signal PWRITE   : std_logic := '1';
    signal PWAIT    : std_logic;
    signal SWITCHES_I : std_logic_vector(7 downto 0) := x"30";
    signal PSH_BUTTON : std_logic := '0';
    signal LEDS_O    : std_logic_vector(7 downto 0);

begin -- architecture top_system1

    DUT: entity work.top_system1
        port map (
            CLK      => CLK,
            RST      => RST,
            ASTRB    => ASTRB,
            DSTRB    => DSTRB,
            DATA    => DATA,
            PWRITE   => PWRITE,
            PWAIT    => PWAIT,
            SWITCHES_I => SWITCHES_I,
            PSH_BUTTON => PSH_BUTTON,
            LEDS_O    => LEDS_O);

    epp: entity work.epp_device
        port map (
            DATA => DATA,
            PWRITE => PWRITE,
            DSTRB => DSTRB,
            ASTRB => ASTRB,
            PWAIT => PWAIT);

    PSH_BUTTON <= not PSH_BUTTON after 1000 ns;
    CLK <= not CLK after 5 ns;
    RST <= '0', '1' after 25 ns;

end architecture top_system1;
```