DPRAM MEM TB

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity dpram mem th is
end entity dpram mem tb;
architecture dpram mem of dpram mem th is
 -- component ports
             : std_logic_vector(7 downto 0) :=(others =>'0');
 signal DIN
 signal ADDR IN: std logic vector(7 downto 0):=(others =>'0');
              : std logic:='0';
 signal WE
 signal CLK
               : std logic:='1';
 signal RST : std logic;
 signal ADDR OUT: std logic vector(7 downto 0):=(others =>'0');
 signal DOUT : std logic vector(7 downto 0);
begin -- architecture dpram mem
 DUT: entity work.dpram mem
  port map (
   DIN
          \Rightarrow DIN,
   ADDR IN \Rightarrow ADDR IN,
   WE
           => WE,
   CLK \Rightarrow CLK
   RST => RST
   ADDR OUT => ADDR OUT,
   DOUT => DOUT);
 CLK <= not CLK after 5 ns;
 RST <= '0', '1' after 50 ns;
 process is
 begin -- process escritura
  wait for 100 ns;
  for i in 0 to 255 loop
   DIN <= std logic vector(to unsigned(35+i, 8));
   ADDR IN <= std logic vector(to unsigned(i, 8));
   WE <= '1';
   wait for 10 ns;
   WE \le '0';
   wait for 10 ns;
  end loop; -- i
 end process;
 process is
 begin -- process lectura
  wait for 200 ns;
  for o in 0 to 255 loop
   ADDR OUT <= std logic vector(to unsigned(0, 8));
```

wait for 20 ns; end loop; -- o end process;

end architecture dpram_mem;