## **TOP SYSTEM 1 TB**

```
library ieee;
use ieee.std logic 1164.all;
entity top system1 tb is
end entity top system1 tb;
architecture top system1 of top system1 tb is
                : std logic := '0';
 signal CLK
 signal RST
                : std logic := '0';
                 : std logic := '1';
 signal ASTRB
                  : std logic := '1';
 signal DSTRB
                 : std logic vector(7 downto 0);
 signal DATA
 signal PWRITE : std logic := '1';
 signal PWAIT
                 : std logic;
 signal SWITCHES I : std logic vector(7 downto 0) := x"30";
 signal PSH BUTTON: std logic:='0';
 signal LEDS O
                 : std logic vector (7 downto 0);
begin -- architecture top system1
 DUT: entity work.top system1
  port map (
   CLK
            => CLK,
   RST
            \Rightarrow RST,
   ASTRB
              \Rightarrow ASTRB,
   DSTRB
              \Rightarrow DSTRB,
   DATA => DATA
   PWRITE => PWRITE,
   PWAIT => PWAIT,
   SWITCHES I \Rightarrow SWITCHES I,
   PSH BUTTON => PSH BUTTON,
   LEDS O
             => LEDS O);
      epp: entity work.epp device
  port map (
               DATA \Rightarrow DATA
                    PWRITE => PWRITE,
                    DSTRB => DSTRB,
                    ASTRB \Rightarrow ASTRB,
                    PWAIT \Rightarrow PWAIT);
 PSH BUTTON <= not PSH BUTTON after 1000 ns;
 CLK <= not CLK after 5 ns;
 RST <= '0', '1' after 25 ns;
end architecture top_system1;
```