

PSoC® Creator™ Project Datasheet for dmc-psoc

Creation Time: 12/14/2023 22:12:39

User: RUNE\Runeg

Project: dmc-psoc Tool: PSoC Creator 4.4

Cypress Semiconductor

San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600 http://www.cypress.com

198 Champion Court



Copyright

Copyright © 2023 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

1 Overview	1
2 Pins	
2.1 Hardware Pins	
2.2 Hardware Ports	7
2.3 Software Pins	
3 System Settings	. 11
3.1 System Configuration	. 11
3.2 System Debug Settings	. 11
3.3 System Operating Conditions	. 11
4 Clocks	. 12
4.1 System Clocks	. 13
4.2 Local and Design Wide Clocks	. 13
5 Interrupts and DMAs	. 15
5.1 Interrupts	. 15
5.2 DMAs	. 15
6 Flash Memory	. 16
7 Design Contents	
7.1 Schematic Sheet: Page 1	. 17
8 Components	. 18
8.1 Component type: ADC_SAR [v3.10]	. 18
8.1.1 Instance weight_adc	18
8.2 Component type: AMux [v1.80]	18
8.2.1 Instance weight_selector	. 18
8.3 Component type: Timer [v2.80]	19
8.3.1 Instance check_weight_timer	
8.3.2 Instance pump_timer_1	. 20
8.3.3 Instance pump_timer_2	. 21
8.3.4 Instance pump_timer_3	. 23
8.4 Component type: UART [v2.50]	
8.4.1 Instance uart_rpi.	
9 Other Resources	



1 Overview

The Cypress PSoC 5 is a family of 32-bit devices with the following characteristics:

- High-performance 32-bit ARM Cortex-M3 core with a nested vectored interrupt controller (NVIC) and a high-performance DMA controller
- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals, such as USB, I2C and SPI
- Analog subsystem that includes 20-bit Delta Sigma converters (ADC), SAR ADCs, 8-bit DACs that can be configured for 12-bit operation, comparators, op amps and configurable switched capacitor (SC) and continuous time (CT) blocks to create PGAs, TIAs, mixers, and more
- Several types of memory elements, including SRAM, flash, and EEPROM
- Programming and debug system through JTAG, serial wire debug (SWD), and single wire viewer (SWV)
- Flexible routing to all pins

Figure 1 shows the major components of a typical <u>CY8C58LP</u> series member PSoC 5LP device. For details on all the systems listed above, please refer to the <u>PSoC 5LP Technical Reference Manual</u>.




Figure 1. CY8C58LP Device Series Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C5888LTI-LP097
Package Name	68-QFN
Family	PSoC 5LP
Series	CY8C58LP
Max CPU speed (MHz)	0
Flash size (kB)	256
SRAM size (kB)	64
EEPROM size (bytes)	2048
Vdd range (V)	1.71 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celsius)	-40 to 85
JTAG ID	0x2E161069

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by Bus Clock, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources

Resource Type	Used	Free	Max	% Used
Digital Clocks	5	3	8	62.50 %
Analog Clocks	1	3	4	25.00 %
CapSense Buffers	0	2	2	0.00 %
Digital Filter Block	0		1	0.00 %
Interrupts	6	26	32	18.75 %
IO	12	36	48	25.00 %
Segment LCD	0	1	1	0.00 %
CAN 2.0b	0	<u>.</u>	1	0.00 %
12C	0	1	1	0.00 %
USB	0	1	1	0.00 %
DMA Channels	0	24	24	0.00 %
Timer	1	3	4	25.00 %
UDB				
Macrocells	28	164	192	14.58 %
Unique P-terms	47	337	384	12.24 %
Total P-terms	56			
Datapath Cells	12	12	24	50.00 %
Status Cells	6	18	24	25.00 %
Statusl Registers	5			
Routed Count7 Load/Enable	1			
Control Cells	4	20	24	16.67 %
Control Registers	3			
Count7 Cells	1			
Opamp	0	4	4	0.00 %
Comparator	0	4	4	0.00 %
Delta-Sigma ADC	0	1	1	0.00 %
LPF	0	2	2	0.00 %
SAR ADC	1	1	2	50.00 %
Analog (SC/CT) Blocks	0	4	4	0.00 %
DAC				




Resource Type	Used	Free	Max	% Used
VIDAC	0	4	4	0.00 %



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Туре	Drive Mode	Reset State
1	P2[6]	GPIO [unused]	7,1		HiZ Analog Unb
2	P2[7]	GPIO [unused]			HiZ Analog Unb
3	P12[4]	SIO [unused]			HiZ Analog Unb
4	P12[5]	SIO [unused]			HiZ Analog Unb
5	VSSB	VSSB	Dedicated		
6	IND	IND	Dedicated		
7	VB	VB	Dedicated		
8	VBAT	VBAT	Dedicated		
9	VSSD	VSSD	Power		
10	XRES_N	XRES_N	Dedicated		
11	P1[0]	Debug:SWD_IO	Reserved		
12	P1[1]	Debug:SWD_CK	Reserved		
13	P1[2]	GPIO [unused]			HiZ Analog Unb
14	P1[3]	Debug:SWV	Reserved		
15	P1[4]	GPIO [unused]			HiZ Analog Unb
16	P1[5]	GPIO [unused]			HiZ Analog Unb
17	VDDIO1	VDDIO1	Power		
18	P1[6]	GPIO [unused]			HiZ Analog Unb
19	P1[7]	GPIO [unused]			HiZ Analog Unb
20	P12[6]	SIO [unused]			HiZ Analog Unb
21	P12[7]	SIO [unused]			HiZ Analog Unb
22	P15[6]	USB IO [unused]			HiZ Analog Unb
23	P15[7]	USB IO [unused]			HiZ Analog Unb
24	VDDD	VDDD	Power		
25	VSSD	VSSD	Power		
26	VCCD	VCCD	Power		
27	P15[0]	GPIO [unused]			HiZ Analog Unb
28	P15[1]	GPIO [unused]			HiZ Analog Unb
29	P3[0]	pump_1	Software In/Out	Strong drive	HiZ Analog Unb
30	P3[1]	pump_2	Software In/Out	Strong drive	HiZ Analog Unb
31	P3[2]	pump_3	Software In/Out	Strong drive	HiZ Analog Unb
32	P3[3]	GPIO [unused]			HiZ Analog Unb
33	P3[4]	GPIO [unused]			HiZ Analog Unb
34	P3[5]	GPIO [unused]			HiZ Analog Unb
35	VDDIO3	VDDIO3	Power		
36	P3[6]	GPIO [unused]			HiZ Analog Unb
37	P3[7]	GPIO [unused]			HiZ Analog Unb
38	P12[0]	SIO [unused]			HiZ Analog Unb
39	P12[1]	SIO [unused]			HiZ Analog Unb
40	P15[2]	GPIO [unused]			HiZ Analog Unb
41	P15[3]	GPIO [unused]			HiZ Analog Unb
42	VCCA	VCCA	Power		
43	VSSA	VSSA	Power		



Pin	Port	Name	Type	Drive Mode	Reset State
44	VDDA	VDDA	Power		
45	VSSD	VSSD	Power		
46	P12[2]	tx_rpi	Dgtl Out	Strong drive	HiZ Analog Unb
47	P12[3]	rx_rpi	Dgtl In	HiZ digital	HiZ Analog Unb
48	P0[0]	GPIO [unused]			HiZ Analog Unb
49	P0[1]	GPIO [unused]			HiZ Analog Unb
50	P0[2]	\weight_adc:ExtVref\	Analog	HiZ analog	HiZ Analog Unb
51	P0[3]	GPIO [unused]			HiZ Analog Unb
52	VDDIO0	VDDIO0	Power		
53	P0[4]	GPIO [unused]			HiZ Analog Unb
54	P0[5]	GPIO [unused]			HiZ Analog Unb
55	P0[6]	GPIO [unused]			HiZ Analog Unb
56	P0[7]	GPIO [unused]			HiZ Analog Unb
57	VCCD	VCCD	Power		
58	VSSD	VSSD	Power		
59	VDDD	VDDD	Power		
60	P15[4]	GPIO [unused]			HiZ Analog Unb
61	P15[5]	GPIO [unused]			HiZ Analog Unb
62	P2[0]	weight_1	Analog	HiZ analog	HiZ Analog Unb
63	P2[1]	weight_2	Analog	HiZ analog	HiZ Analog Unb
64	P2[2]	weight_3	Analog	HiZ analog	HiZ Analog Unb
65	P2[3]	GPIO [unused]			HiZ Analog Unb
66	P2[4]	GPIO [unused]			HiZ Analog Unb
67	VDDIO2	VDDIO2	Power		
68	P2[5]	GPIO [unused]			HiZ Analog Unb

Abbreviations used in Table 3 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl Out = Digital Output
- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- HiZ analog = High impedance analog



2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Type	Drive Mode	Reset State
P0[0]	48	GPIO [unused]	71		HiZ Analog Unb
P0[1]	49	GPIO [unused]			HiZ Analog Unb
P0[2]	50	\weight_adc:ExtVref\	Analog	HiZ analog	HiZ Analog Unb
P0[3]	51	GPIO [unused]			HiZ Analog Unb
P0[4]	53	GPIO [unused]			HiZ Analog Unb
P0[5]	54	GPIO [unused]			HiZ Analog Unb
P0[6]	55	GPIO [unused]			HiZ Analog Unb
P0[7]	56	GPIO [unused]			HiZ Analog Unb
P1[0]	11	Debug:SWD_IO	Reserved		
P1[1]	12	Debug:SWD_CK	Reserved		
P1[2]	13	GPIO [unused]			HiZ Analog Unb
P1[3]	14	Debug:SWV	Reserved		<u> </u>
P1[4]	15	GPIO [unused]			HiZ Analog Unb
P1[5]	16	GPIO [unused]			HiZ Analog Unb
P1[6]	18	GPIO [unused]			HiZ Analog Unb
P1[7]	19	GPIO [unused]			HiZ Analog Unb
P12[0]	38	SIO [unused]			HiZ Analog Unb
P12[1]	39	SIO [unused]			HiZ Analog Unb
P12[2]	46	tx_rpi	Dgtl Out	Strong drive	HiZ Analog Unb
P12[3]	47	rx_rpi	Dgtl In	HiZ digital	HiZ Analog Unb
P12[4]	3	SIO [unused]			HiZ Analog Unb
P12[5]	4	SIO [unused]			HiZ Analog Unb
P12[6]	20	SIO [unused]			HiZ Analog Unb
P12[7]	21	SIO [unused]			HiZ Analog Unb
P15[0]	27	GPIO [unused]			HiZ Analog Unb
P15[1]	28	GPIO [unused]			HiZ Analog Unb
P15[2]	40	GPIO [unused]			HiZ Analog Unb
P15[3]	41	GPIO [unused]			HiZ Analog Unb
P15[4]	60	GPIO [unused]			HiZ Analog Unb
P15[5]	61	GPIO [unused]			HiZ Analog Unb
P15[6]	22	USB IO [unused]			HiZ Analog Unb
P15[7]	23	USB IO [unused]			HiZ Analog Unb
P2[0]	62	weight_1	Analog	HiZ analog	HiZ Analog Unb
P2[1]	63	weight_2	Analog	HiZ analog	HiZ Analog Unb
P2[2]	64	weight_3	Analog	HiZ analog	HiZ Analog Unb
P2[3]	65	GPIO [unused]		,	HiZ Analog Unb
P2[4]	66	GPIO [unused]			HiZ Analog Unb
P2[5]	68	GPIO [unused]			HiZ Analog Unb
P2[6]	1	GPIO [unused]			HiZ Analog Unb
P2[7]	2	GPIO [unused]			HiZ Analog Unb
P3[0]	29	pump_1	Software In/Out	Strong drive	HiZ Analog Unb
P3[1]	30	pump_2	Software In/Out	Strong drive	HiZ Analog Unb
P3[2]	31	pump_3	Software In/Out	Strong drive	HiZ Analog Unb



Port	Pin	Name	Type	Drive Mode	Reset State
P3[3]	32	GPIO [unused]			HiZ Analog Unb
P3[4]	33	GPIO [unused]			HiZ Analog Unb
P3[5]	34	GPIO [unused]			HiZ Analog Unb
P3[6]	36	GPIO [unused]			HiZ Analog Unb
P3[7]	37	GPIO [unused]			HiZ Analog Unb

Abbreviations used in Table 4 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- HiZ analog = High impedance analog
- Dgtl Out = Digital Output
- Dgtl In = Digital Input
- HiZ digital = High impedance digital



2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type	Reset State
\weight adc:ExtVref\	P0[2]	Analog	HiZ Analog Unb
Debug:SWD_CK	P1[1]	Reserved	Ũ
Debug:SWD_IO	P1[0]	Reserved	
Debug:SWV	P1[3]	Reserved	
GPIO [unused]	P0[0]		HiZ Analog Unb
GPIO [unused]	P15[3]		HiZ Analog Unb
GPIO [unused]	P3[6]		HiZ Analog Unb
GPIO [unused]	P0[1]		HiZ Analog Unb
GPIO [unused]	P15[2]		HiZ Analog Unb
GPIO [unused]	P3[4]		HiZ Analog Unb
GPIO [unused]	P3[5]		HiZ Analog Unb
GPIO [unused]	P3[7]		HiZ Analog Unb
GPIO [unused]	P3[3]		HiZ Analog Unb
GPIO [unused]	P15[4]		HiZ Analog Unb
GPIO [unused]	P0[7]		HiZ Analog Unb
GPIO [unused]	P15[5]		HiZ Analog Unb
GPIO [unused]	P2[4]		HiZ Analog Unb
GPIO [unused]	P2[3]		HiZ Analog Unb
GPIO [unused]	P0[4]		HiZ Analog Unb
GPIO [unused]	P0[3]		HiZ Analog Unb
GPIO [unused]	P0[5]		HiZ Analog Unb
GPIO [unused]	P2[5]		HiZ Analog Unb
GPIO [unused]	P0[6]		HiZ Analog Unb
GPIO [unused]	P1[7]		HiZ Analog Unb
GPIO [unused]	P1[6]		HiZ Analog Unb
GPIO [unused]	P1[5]		HiZ Analog Unb
GPIO [unused]	P1[2]		HiZ Analog Unb
GPIO [unused]	P1[4]		HiZ Analog Unb
GPIO [unused]	P2[6]		HiZ Analog Unb
GPIO [unused]	P2[7]		HiZ Analog Unb
GPIO [unused]	P15[0]		HiZ Analog Unb
GPIO [unused]	P15[1]		HiZ Analog Unb
pump_1	P3[0]	Software In/Out	HiZ Analog Unb
pump_2	P3[1]	Software In/Out	HiZ Analog Unb
pump_3	P3[2]	Software In/Out	HiZ Analog Unb
rx_rpi	P12[3]	Dgtl In	HiZ Analog Unb
SIO [unused]	P12[5]		HiZ Analog Unb
SIO [unused]	P12[4]		HiZ Analog Unb
SIO [unused]	P12[7]		HiZ Analog Unb
SIO [unused]	P12[0]		HiZ Analog Unb
SIO [unused]	P12[6]		HiZ Analog Unb
SIO [unused]	P12[1]		HiZ Analog Unb
tx_rpi	P12[2]	Dgtl Out	HiZ Analog Unb



Name	Port	Type	Reset State
USB IO [unused]	P15[6]		HiZ Analog Unb
USB IO [unused]	P15[7]		HiZ Analog Unb
weight_1	P2[0]	Analog	HiZ Analog Unb
weight_2	P2[1]	Analog	HiZ Analog Unb
weight_3	P2[2]	Analog	HiZ Analog Unb

Abbreviations used in Table 5 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the System Reference Guide
 - CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Enable Error Correcting Code (ECC)	False
Store Configuration Data in ECC Memory	True
Instruction Cache Enabled	True
Enable Fast IMO During Startup	True
Unused Bonded IO	Allow but warn
Heap Size (bytes)	0x0800
Stack Size (bytes)	0x0800
Include CMSIS Core Peripheral Library Files	True

3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Debug Select	SWD+SWV (serial
	wire debug and
	viewer)
Enable Device Protection	False
Embedded Trace (ETM)	False
Use Optional XRES	False

3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
VDDA (V)	5.0
VDDD (V)	5.0
VDDIO0 (V)	5.0
VDDIO1 (V)	5.0
VDDIO2 (V)	5.0
VDDIO3 (V)	5.0
Variable VDDA	False
Temperature Range	-40C -
	85/125C

dmc-psoc Datasheet 12/14/2023 22:12 11



4 Clocks

The clock system includes these clock resources:

- Four internal clock sources increase system integration:
 - o 3 to 74.7 MHz Internal Main Oscillator (IMO) ±1% at 3 MHz
 - o 1 kHz, 33 kHz, and 100 kHz Internal Low Speed Oscillator (ILO) outputs
 - 12 to 80 MHz clock doubler output, sourced from IMO, MHz External Crystal Oscillator (MHzECO), and Digital System Interconnect (DSI)
 - 24 to 80 MHz fractional Phase-Locked Loop (PLL) sourced from IMO, MHzECO, and DSI
- Clock generated using a DSI signal from an external I/O pin or other logic
- Two external clock sources provide high precision clocks:
 - o 4 to 25 MHz External Crystal Oscillator (MHzECO)
 - o 32.768 kHz External Crystal Oscillator (kHzECO) for Real Time Clock (RTC)
- Dedicated 16-bit divider for bus clock
- Eight individually sourced 16-bit clock dividers for the digital system peripherals
- Four individually sourced 16-bit clock dividers with skew for the analog system peripherals
- IMO has a USB mode that synchronizes to USB host traffic, requiring no external crystal for USB. (USB equipped parts only)




Figure 3. System Clock Configuration



4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at	Enabled
			1104	1104	(70)	Reset	
BUS_CLK	DIGITAL	MASTER_CLK	? MHz	24 MHz	±1	True	True
PLL_OUT	DIGITAL	IMO	24 MHz	24 MHz	±1	True	True
MASTER_CLK	DIGITAL	PLL_OUT	? MHz	24 MHz	±1	True	True
IMO	DIGITAL		3 MHz	3 MHz	±1	True	True
ILO	DIGITAL		? MHz	1 kHz	-50,+100	True	True
USB_CLK	DIGITAL	IMO	48 MHz	? MHz	±0	False	False
XTAL	DIGITAL		24 MHz	? MHz	±0	False	False
XTAL 32kHz	DIGITAL		32.768	? MHz	±0	False	False
			kHz				
Digital Signal	DIGITAL		? MHz	? MHz	±0	False	False

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at	Enabled
						Reset	
weight_adc theACLK	ANALOG	MASTER_CLK	1.8 MHz	1.846 MHz	±1	True	True
uart_rpi IntClock	DIGITAL	MASTER_CLK	76.8 kHz	76.677 kHz	±1	True	True
check_weight timer_clock	DIGITAL	MASTER_CLK	? MHz	1 kHz	±1	True	True
pump_timer clock_1	DIGITAL	MASTER_CLK	? MHz	400 Hz	±1	True	True
pump_timer clock_3	DIGITAL	MASTER_CLK	? MHz	400 Hz	±1	True	True
pump_timer clock_2	DIGITAL	MASTER_CLK	? MHz	400 Hz	±1	True	True

For more information on clocking resources, please refer to: dmc-psoc Datasheet 12/14/2023 22:12



- Clocking System chapter in the PSoC 5LP Technical Reference Manual
- Clocking System chapter in the PSOC SEP Technic Clocking chapter in the System Reference Guide

 CyPLL API routines

 CylMO API routines

 CylLO API routines

 CyMaster API routines

 CyXTAL API routines



5 Interrupts and DMAs

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Intr Num	Vector	Priority
weight_adc_IRQ	0	0	7
isr_pump_timer_1	1	1	7
isr_pump_timer_2	2	2	7
isr_pump_timer_3	3	3	7
isr_uart_rpi_rx	4	4	7
isr_check_weight_timer	17	17	7

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the <u>PSoC 5LP Technical Reference Manual</u>
- Interrupts chapter in the System Reference Guide
 O Cylnt API routines and related registers
- Datasheet for cy_isr component

5.2 DMAs

This design contains no DMA components.

dmc-psoc Datasheet 12/14/2023 22:12 15



6 Flash Memory

PSoC 5LP devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x3FFFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 256 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- F Factory Upgrade
- R Field Upgrade
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the PSoC 5LP Technical Reference Manual
- Flash and EEPROM chapter in the System Reference Guide
 - o CyWrite API routines
 - CyFlash API routines




7 Design Contents

This design's schematic content consists of the following schematic sheet:

7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1



This schematic sheet contains the following component instances:

- Instance <u>check_weight_timer</u> (type: Timer_v2_80)
- Instance pump_timer_1 (type: Timer_v2_80)
- Instance pump_timer_2 (type: Timer_v2_80)
- Instance <u>pump_timer_3</u> (type: Timer_v2_80)
- Instance <u>uart_rpi</u>(type: UART_v2_50)
- Instance weight adc (type: ADC SAR v3 10)
- Instance <u>weight_selector</u> (type: AMux_v1_80)



8 Components

8.1 Component type: ADC_SAR [v3.10]

8.1.1 Instance weight_adc

Description: Successive approximation ADC

Instance type: ADC_SAR [v3.10]

Datasheet: online component datasheet for ADC_SAR

Table 13. Component Parameters for weight_adc

Parameter Name	Value	Description
ADC_Clock	Internal	Selects either the internal or
		external clock source.
ADC_Input_Range	Vssa to	Parameter used to choose the
	Vdda	input operating mode that best
	(Single	supports the range of the
	Ended)	signals being measured.
ADC_Power	High	This parameter sets the power
	Power	level of the ADC.
ADC_Reference	External	Selects the voltage reference
	Vref	source and configuration.
ADC_Resolution	12	Sets the resolution of the ADC
		in bits.
ADC_SampleMode	Free	Selects the mode that the ADC
	Running	operates in. This can be either
		free-running or triggered mode.
Enable_next_out	false	This parameter enables the End
		Of Sampling (eos) output
		terminal.
Ref_Voltage	2.5	Sets the reference voltage in
		volts.
rm_int	false	Removes internal interrupt
		(IRQ)
Sample_Rate	100000	Specifies the sample rate in Hz.
User Comments		Instance-specific comments.

8.2 Component type: AMux [v1.80]

8.2.1 Instance weight_selector

Description: Multiplexer used to route analog signals.

Instance type: AMux [v1.80]

Datasheet: online component datasheet for AMux

Table 14. Component Parameters for weight_selector

•		5 =
Parameter Name	Value	Description
AtMostOneActive	false	Limit to at most one active
		channel.
Channels	3	Channel count.
Isolation	Medium	Specify minimum, medium, or maximum switch control; affects channel isolation and switching time.



Parameter Name	Value	Description
MuxType	Single	Select between single or
		differential inputs.
User Comments		Instance-specific comments.

8.3 Component type: Timer [v2.80]

8.3.1 Instance check_weight_timer

Description: 8, 16, 24 or 32-bit Timer Instance type: Timer [v2.80]

Datasheet: online component datasheet for Timer

Table 15. Component Parameters for check_weight_timer

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	Rising Edge	This parameter defines the capture input signal requirements to trigger a valid capture event
EnableMode	Software Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.
FixedFunction	true	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	false	Parameter to check whether interrupt on a capture event is enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	true	Parameter to check whether interrupt on a TC is enabled or disabled.



Parameter Name	Value	Description
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.
Period	2499	Defines the timer period (This is also the reload value when terminal count is reached)
Resolution	16	Defines the resolution of the hardware. This parameter affects how many bits are used in the Period counter and defines the maximum resolution of the internal component signals.
RunMode	Continuous	Defines the hardware to run continuously, run until a terminal count is reached or run until an interrupt event is triggered.
TriggerMode	None	Defines the required trigger input signal to cause a valid trigger enable of the timer
User Comments		Instance-specific comments.

8.3.2 Instance pump_timer_1

Description: 8, 16, 24 or 32-bit Timer Instance type: Timer [v2.80] Datasheet: online component datasheet for Timer

Table 16. Component Parameters for pump_timer_1

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	Rising Edge	This parameter defines the capture input signal requirements to trigger a valid capture event



Parameter Name	Value	Description
EnableMode	Software Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.
FixedFunction	false	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	false	Parameter to check whether interrupt on a capture event is enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	true	Parameter to check whether interrupt on a TC is enabled or disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.
Period	71999	Defines the timer period (This is also the reload value when terminal count is reached)
Resolution	24	Defines the resolution of the hardware. This parameter affects how many bits are used in the Period counter and defines the maximum resolution of the internal component signals.
RunMode	Continuous	Defines the hardware to run continuously, run until a terminal count is reached or run until an interrupt event is triggered.
TriggerMode	None	Defines the required trigger input signal to cause a valid trigger enable of the timer
User Comments		Instance-specific comments.

8.3.3 Instance pump_timer_2

Description: 8, 16, 24 or 32-bit Timer Instance type: Timer [v2.80]

Datasheet: online component datasheet for Timer

Table 17. Component Parameters for pump_timer_2

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.

dmc-psoc Datasheet 12/14/2023 22:12 21



Parameter Name	Value	Description
CaptureCount	2	The CaptureCount parameter
		works as a divider on the
		hardware input "capture". A
		CaptureCount value of 2 would result in an actual capture
		taking place every other time
		the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to
		count capture events (up to
		127) before a capture is
		triggered.
CaptureMode	Rising Edge	This parameter defines the
		capture input signal requirements to trigger a valid
		capture event
EnableMode	Software Only	This parameter specifies the
		methods in enabling the
		component. Hardware mode
		makes the enable input pin
		visible. Software mode may
		reduce the resource usage if not enabled.
FixedFunction	false	Configures the component to
Tixed dileton	laise	use fixed function HW block
		instead of the UDB
		implementation.
InterruptOnCapture	false	Parameter to check whether
		interrupt on a capture event is
Luta man 10 SIFOF II	f.1.	enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is
		enabled disabled.
InterruptOnTC	true	Parameter to check whether
		interrupt on a TC is enabled or
		disabled.
NumberOfCaptures	1	Number of captures allowed
		until the counter is cleared or
Dariad	71000	disabled. Defines the timer period (This is
Period	71999	also the reload value when
		terminal count is reached)
Resolution	24	Defines the resolution of the
		hardware. This parameter
		affects how many bits are used
		in the Period counter and
		defines the maximum resolution
		of the internal component signals.
RunMode	Continuous	Defines the hardware to run
T.G. MIOGO		continuously, run until a terminal
		count is reached or run until an
		interrupt event is triggered.
TriggerMode	None	Defines the required trigger
		input signal to cause a valid
Hann Community		trigger enable of the timer
User Comments		Instance-specific comments.



8.3.4 Instance pump_timer_3

Description: 8, 16, 24 or 32-bit Timer Instance type: Timer [v2.80] Datasheet: online component datasheet for Timer

Table 18. Component Parameters for pump_timer_3

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	Rising Edge	This parameter defines the capture input signal requirements to trigger a valid capture event
EnableMode	Software Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.
FixedFunction	false	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	false	Parameter to check whether interrupt on a capture event is enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	true	Parameter to check whether interrupt on a TC is enabled or disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.
Period	71999	Defines the timer period (This is also the reload value when terminal count is reached)

dmc-psoc Datasheet 12/14/2023 22:12 23



Parameter Name	Value	Description
Resolution	24	Defines the resolution of the
		hardware. This parameter
		affects how many bits are used
		in the Period counter and
		defines the maximum resolution
		of the internal component
		signals.
RunMode	Continuous	Defines the hardware to run
		continuously, run until a terminal
		count is reached or run until an
		interrupt event is triggered.
TriggerMode	None	Defines the required trigger
		input signal to cause a valid
		trigger enable of the timer
User Comments		Instance-specific comments.

8.4 Component type: UART [v2.50]

8.4.1 Instance uart_rpi

Description: Universal Asynchronous Receiver Transmitter

Instance type: UART [v2.50]
Datasheet: online component datasheet for UART

Table 19. Component Parameters for uart_rpi

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	9600	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	false	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.



InterruptOnTXFifoEmpty InterruptOnTXFifoEmpty InterruptOnTXFifoFull InterruptOnTXFifoFull InterruptOnTXFifoFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull IntOnAddressDetect IntOnAddressDetect IntOnAddressMatch IntOnAddressMatch IntOnBreak	Parameter Name	Value	Description
InterruptOnTXFifoFull InterruptOnTXFifoFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull IntonAddressDetect IntOnAddressDetect IntOnAddressMatch IntOnAddressMatch IntOnAddressMatch IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnByteRcvd IntOnByteRcvd IntOnOverrunError IntOnOverrunError IntOnParityError IntOnAddressMatch IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnByteRcvd IntOnBreak IntOnByteRcvd IntOnBreak Inton	InterruptOnTXFifoEmpty	false	This is an Interrupt mask used
InterruptOnTXFifoFull false false This is an Interrupt mask used to enable/disable the interrupt on TX FIFO full event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on TX FIFO full event. IntOnAddressDetect false IntOnAddressMatch IntOnAddressMatch IntOnBreak false IntOnBreak false IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnOverrunError false IntOnOverrunError false IntOnOverrunError false IntOnDatible the interrupt on break signal detected event by default IntOnOverrunError false IntOnBreak IntOnDatible IntOnDatible IntOnOverrunError false IntOnBreak IntOnDatible IntOnOverrunError false IntOnBreak IntOnDatible IntOnOverrunError false IntonBables the interrupt on PX byte received event by default IntOnDatible IntOnBreak IntOnDatible IntOnOverrunError false IntonBreak IntonBreak IntOnDatible IntOnOverrunError false IntonBreak IntonBreak IntonBreak IntonDatible IntOnOverrunError false Intole IntonBreak IntonBreak IntonBreak IntonDatible IntonOverrunError false Intole IntonBreak IntonBreak IntonDatible IntonBreak IntonDatible IntonBreak IntonDatible IntonBreak IntonDatible IntonBreak IntonBreak IntonDatible IntonBreak IntonDatible IntonBreak			
InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull IntonAddressDetect IntOnAddressDetect IntOnAddressMatch IntOnAddressMatch IntOnAddressMatch IntOnAddressMatch IntOnAddressMatch IntOnAddressMatch IntOnBreak IntOnBreak IntOnByteRcvd IntOnByteRcvd IntOnOverrunError IntOnOverrunError IntOnOverrunError IntOnOverrunError IntOnOverrunError IntOnStopError IntOnStopError IntOnBtes IntOnBtes IntOnBtes IntOnBtes IntOnBtes IntOnOverrunError IntOnBtes IntOnBtes IntOnOverrunError IntOnOverrunError IntOnStopError IntonStopError IntonStopError IntonStopError IntonBtes I	InterruptOnTXFifoFull	false	
InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull IntonAddressDetect IntOnAddressDetect IntOnAddressMatch IntOnAddressMatch IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnByteRcvd IntOnOverrunError IntOnParityError IntOnParityError IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnByteRcvd IntOnBreak Interupt on break Interupt on Parall IntOnBreak IntonBreak Interupt on Parall IntOnBreak IntonBreak Interupt on Parall Interupt on Parall IntonBreak Interupt on Parall IntonBreak Interupt on Parall Interupt on Parall IntonBreak Interupt on Parall IntonBreak Interupt on Parall Interupt on Parall IntonBreak Interupt on Parall Interupt on Parall Interupt on Parall IntonBreak Interupt on Parall IntonBreak Interupt on Parall IntonBreak Interupt on Parall Interupt on Parall IntonBreak Interupt on Parall IntonBreak Interupt on Parall IntonBreak Interupt on Parall IntonBreak Interupt on P	monaptem vi ner an	laice	
IntOnAddressDetect IntOnAddressDetect IntOnAddressDetect IntOnAddressMatch IntOnAddressMatch IntOnAddressMatch IntOnBreak			
IntOnAddressDetect IntOnAddressDetect IntOnAddressDetect IntOnAddressDetect IntOnAddress detected event by default IntOnAddressMatch IntOnBreak IntOnBreak IntOnByteRcvd IntOnOverrunError IntOnParityError IntOnParityError IntOnStopError IntonStopE	InterruptOnTXFifoNotFull	false	
IntOnAddressDetect IntOnAddressMatch IntOnAddressMatch IntOnBreak IntOnBreak IntOnByteRcvd IntOnByteRcvd IntOnParityError IntOnParityError IntOnStopError IntOnBotes be expected by default IntOnParityError IntOnParityError IntOnBotes be expected by default IntOnParityError IntOnStopError IntOnStopError IntOnBotes be expected by default IntOnStopError IntOnBotes be expected by default IntOnStopError IntOnBotes be expected by default IntOnStopError IntOnStopError IntoDistopError IntoDis			•
IntOnAddressMatch IntOnAddressMatch IntOnBreak IntOnBreak IntOnByteRcvd IntOnParityError IntOnParityError IntOnBoteBits IntonBoteBits	IntOnAddressDetect	false	
IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false IntOnStopError false Enables the interrupt on overrun error event by default IntOnStopError false Enables the interrupt on stop error event by default IntOnStopError false Enables the interrupt on stop error event by default IntOnStopError false Enables the interrupt on stop error event by default IntOnStopError false Enables the interrupt on stop error event by default IntOnStopError false Defines the number of data bits. Values can be 5, 6, 7 or 8 bits. NumStopBits 1 Defines the number of stop bits. Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space This parameter allows the parity type to be changed through software by using the WriteControlRegister API Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART TXEnable true Enables the TX in the UART TXEnable true Enables the TX in the UART Allows the use of 2 out of 3 polling resources on the RX UART sampler.			hardware address detected
IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnByteRcvd IntOnByteRcvd IntOnOverrunError IntoOnOverrunError IntoOnOverror IntoOnOverror IntoOnOverror IntoOnOverror IntoOnOverror IntoOnOverror IntoOnOverror IntoOnOverror IntoO			
detected event by default	IntOnAddressMatch	false	
IntOnBreak false signal detected event by default IntOnByteRcvd true Enables the interrupt on Preak signal detected event by default IntOnDoverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on overrun error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. Values can be 5, 6, 7 or 8 bits. NumStopBits 1 Defines the number of stop bits. Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable			
signal detected event by default	IntOnBreak	false	-
byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. Values can be 5, 6, 7 or 8 bits. NumStopBits 1 Defines the number of stop bits. Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	III.OIIDIGAN	laice	
IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. Values can be 5, 6, 7 or 8 bits. NumStopBits 1 Defines the number of stop bits. Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables	IntOnByteRcvd	true	Enables the interrupt on RX
error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. Values can be 5, 6, 7 or 8 bits. NumStopBits 1 Defines the number of stop bits. Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXBufferSize A The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART TXEnable true Enables the TX in the UART Allows the use of 2 out of 3 polling resources on the RX UART sampler.			
IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. Values can be 5, 6, 7 or 8 bits. NumStopBits 1 Defines the number of stop bits. Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Enables the TX in the UART Use23Polling true Allows t	IntOnOverrunError	false	•
error event by default	IntOn Darity Error	foloo	-
RXAddressMode RXBufferSize RXEnable TXBitClkGenDP RXBufferSize TXEnable TXEnable TXEnable TXEnable TXEnable TXEnable TNUMStopBits Befines the number of data bits. Values can be 5, 6, 7 or 8 bits. Defines the number of stop bits. Values can be 1 or 2 bits. Values can be 5, 6, 7 or 8 bits. Values can be 5, 6, 7 or 8 bits. Values can be 5, 6, 7 or 8 bits. Values can be 5, 6, 7 or 8 bits. Values can be 5, 6, 7 or 8 bits. Values can be 5, 6, 7 or 8 bits. Values can be 5, 6, 7 or 8 bits. Values can be 5, 6, 7 or 8 bits. Values can be 1 or 2 bits. Values can be 1 bits. Values can be 1 bits.	IntorrantyError	laise	
NumDataBits 8 Defines the number of data bits. Values can be 5, 6, 7 or 8 bits. NumStopBits 1 Defines the number of stop bits. Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Enables the TX in the UART Use23Polling Allows the use of 2 out of 3 polling resources on the RX UART sampler.	IntOnStopError	false	
NumStopBits NumStopBits 1 Defines the number of stop bits. Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None ParityTypeSw false False ParityTypeSw false None Configures the parity type as Odd, Even or Mark/Space ParityType be changed through software by using the WriteControlRegister API RXAddressMode None RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.			,
NumStopBits 1 Defines the number of stop bits. Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	NumDataBits	8	
Values can be 1 or 2 bits. OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	NumStonRits	1	
ParityType ParityType ParityTypeSw ParityTypeSw ParityTypeSw False ParityTypeSw False ParityTypeSw False False ParityTypeSw False False False ParityTypeSw False F	Numotopolis	'	
ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Allows the use of 2 out of 3 polling resources on the RX UART sampler.	OverSamplingRate	8	
Even or Mark/Space ParityTypeSw false false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX clock is generated from Clock7. TXEnable true Enables the TX in the UART Allows the use of 2 out of 3 polling resources on the RX UART sampler.	D. W. T.	NI	
ParityTypeSw false false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Allows the use of 2 out of 3 polling resources on the RX UART sampler.	ParityType	None	
type to be changed through software by using the WriteControlRegister API RXAddressMode RXBufferSize A The size of the RAM space allocated for the RX input buffer. RXEnable TXBitClkGenDP true TXBitClkGenDP true TXBufferSize A The size of the RAM space allocated for the RX in the UART When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize A The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	ParityTypeSw	false	
RXAddressMode RXBufferSize ABufferSize ABu			
RXAddressMode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.			, , ,
RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable True Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	DVA II. A4 I		<u>-</u>
RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	RXAddressMode	None	
allocated for the RX input buffer. RXEnable true Enables the RX in the UART TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	RXBufferSize	4	
TXBitClkGenDP true When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.		'	
enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	RXEnable	true	Enables the RX in the UART
on DataPath resource. When disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	TXBitClkGenDP	true	
disabled, TX clock is generated from Clock7. TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.			
TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.			
TXBufferSize 4 The size of the RAM space allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.			
allocated for the TX output buffer. TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	TXBufferSize	4	
TXEnable true Enables the TX in the UART Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.			allocated for the TX output
Use23Polling true Allows the use of 2 out of 3 polling resources on the RX UART sampler.	TYEnable	truo	
polling resources on the RX UART sampler.			
UART sampler.	OSOZOI OIIIIIg	l ude	1
Hear Comments			
User Comments Instance-specific comments.	User Comments		Instance-specific comments.



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
 - Software base types
 - o Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 5LP register map is covered in the PSoC 5LP Registers Technical Reference
 - o Register Access chapter in the System Reference Guide
 - § CY_GET API routines § CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - o General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 5LP Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 5LP Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CyPm API routines
- Watchdog Timer chapter in the **System Reference Guide**
 - CyWdt API routines
- Cache Management
 - o Cache Controller chapter in the PSoC 5LP Technical Reference Manual
 - o Cache chapter in the System Reference Guide
 - § CyFlushCache() API routine