

Noah Kessler

Lab 2

Part 1

Structural



Behavioral



Part 2


Truth table

s1	s0	d
0	0	i0
0	1	i1
1	0	i2
1	1	i3

equation

$$d = s1's0'i0 + s1's0'i1 + s1s0'i2 + s1s0'i3$$

circuit schematic



Structural

```
module Mux_structural(  
    input i0,  
    input i1,  
    input i2,  
    input i3,  
    input s0,  
    input s1,  
    output d  
);  
  
    wire s0_not, s1_not;  
    wire d0, d1, d2, d3;  
  
    not n0 (s0_not, s0);  
    not n1 (s1_not, s1);  
  
    and g0 (d0, i0, s1_not, s0_not);  
    and g1 (d1, i1, s1_not, s0);  
    and g2 (d2, i2, s1, s0_not);  
    and g3 (d3, i3, s1, s0);  
  
    or o1 (d, d0, d1, d2, d3);  
endmodule
```

```

    and g3 (d3, i3, s1, s0);
    or g4 (d, d0, d1, d2, d3);

endmodule

module tb_Mux_Structural;
    reg i0;
    reg i1;
    reg i2;
    reg i3;
    reg s0;
    reg s1;
    wire d;

    Mux_structural uut (
        .i0(i0),
        .i1(i1),
        .i2(i2),
        .i3(i3),
        .s0(s0),
        .s1(s1),
        .d(d)
    );

    initial begin

        i0 = 0;
        i1 = 0;
        i2 = 0;
        i3 = 0;
        s1 = 0;
        s0 = 0;

        #50;

        s1 = 0;
        s0 = 0;
        i0 = 0;
        i1 = 0;
        i2 = 0;
        i3 = 0;
        #50;
        $display ("TC01");
        if (d != 1'b0) $display ("Result is wrong");

        s1 = 0;
        s0 = 0;
        i0 = 1;
        i1 = 0;
        i2 = 0;
        i3 = 0;
        #50;
        $display ("TC02");
    end

```

```
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 0;  
s0 = 1;  
i0 = 0;  
i1 = 0;  
i2 = 0;  
i3 = 0;  
#50;  
$display ("TC03");  
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 0;  
s0 = 1;  
i0 = 0;  
i1 = 1;  
i2 = 0;  
i3 = 0;  
#50;  
$display ("TC04");  
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 1;  
s0 = 0;  
i0 = 0;  
i1 = 0;  
i2 = 0;  
i3 = 0;  
#50;  
$display ("TC05");  
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 1;  
s0 = 0;  
i0 = 0;  
i1 = 0;  
i2 = 1;  
i3 = 0;  
#50;  
$display ("TC06");  
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 1;  
s0 = 1;  
i0 = 0;  
i1 = 0;  
i2 = 0;  
i3 = 0;  
#50;  
$display ("TC07");  
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 1;
```

```

s0 = 1;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 1;
#50;
$display("TC08");
if (d != 1'b0) $display("Result is wrong");

end

```

endmodule



Behavioral

```

module Mux_behavioral(
    input i0,
    input i1,
    input i2,
    input i3,
    input s0,
    input s1,
    output reg d
);

always @(i0, i1, i2, i3, s0, s1)
begin

    d=1'b0;

    case({s1, s0})

```

```

        2'b00 : d=i0;
        2'b01 : d=i1;
        2'b10 : d=i2;
        2'b11 : d=i3;
        default : begin
            d=1'b0;
        end
    endcase
end

endmodule

module tb_Mux_behavioral;
    reg i0;
    reg i1;
    reg i2;
    reg i3;
    reg s0;
    reg s1;
    wire d;

    Mux_behavioral uut (
        .i0(i0),
        .i1(i1),
        .i2(i2),
        .i3(i3),
        .s0(s0),
        .s1(s1),
        .d(d)
    );

    initial begin

        i0 = 0;
        i1 = 0;
        i2 = 0;
        i3 = 0;
        s1 = 0;
        s0 = 0;

        #50;

        s1 = 0;
        s0 = 0;
        i0 = 0;
        i1 = 0;
        i2 = 0;
        i3 = 0;
        #50;
        $display ("TC01");
        if (d != 1'b0) $display ("Result is wrong");
    end
endmodule

```

```
s1 = 0;
s0 = 0;
i0 = 1;
i1 = 0;
i2 = 0;
i3 = 0;
#50;
$display ("TC02");
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 0;
s0 = 1;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
#50;
$display ("TC03");
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 0;
s0 = 1;
i0 = 0;
i1 = 1;
i2 = 0;
i3 = 0;
#50;
$display ("TC04");
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 1;
s0 = 0;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
#50;
$display ("TC05");
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 1;
s0 = 0;
i0 = 0;
i1 = 0;
i2 = 1;
i3 = 0;
#50;
$display ("TC06");
if (d != 1'b0) $display ("Result is wrong");
```

```
s1 = 1;
s0 = 1;
i0 = 0;
```

```

i1 = 0;
i2 = 0;
i3 = 0;
#50;
$display ("TC07");
if (d != 1'b0) $display ("Result is wrong");

s1 = 1;
s0 = 1;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 1;
#50;
$display ("TC08");
if (d != 1'b0) $display ("Result is wrong");

end

endmodule

```

