EEE 3101: Digital Logic and Circuits

Universal Gates

Course Teacher: Nafiz Ahmed Chisty

Associate Professor, Department of EEE & CoE
Head (UG), Department of EEE
Faculty of Engineering
Room# DNG03, Ground Floor, D Building
Email: chisty@aiub.edu

Website: http://engg.aiub.edu/

Website: www.nachisty.com







UNIVERSAL GATES

- We can implement **any circuit** with **AND/OR/NOT**, we can also implement **any circuit** with **only NAND** or **NOR** gates.
- We might want to do this because of technology considerations, that is, these gates might be cheaper to implement in silicon or they might be the only type of gates we have available.
- Since we can always use only NAND or NOR gates, these gates are called universal gates.

NAND gate



NOR gate



В






Universal Property of NAND and NOR gates:

The NAND gate as a Universal logic gate:

• One NAND gate used as an inverter (NOT gate):




• Two NAND gates used as an AND gate:



•Three NAND gates used as an OR gate:



• Four NAND gates used as a NOR gate:










The NOR gate as a Universal logic gate:


• One NOR gate used as an inverter (NOT gate):




• Two NOR gates used as an OR gate:




•Three NOR gates used as an AND gate:



• Four NOR gates used as a NOR gate:











	NAND	NOR
NOT	Å	- □ > -
AND	ф ф	
OR	Å	
XOR	Å	
XNOR		







Implementing ANY circuit using Universal gates:

The ability to implement NOT/AND/OR with NAND or NOR means we can implement any circuit using only with NANDs or NORs by only replacing the AND, OR and NOT gates with their equivalent NAND or NOR implementations.

Procedure:


- First construct the logic expression using basic gates (AND/OR/NOT),
- Replace each basic gate with its equivalent universal gate implementation,
- Cancel two consecutives NOT gates (according to Boolean algebra),
- Redraw the final circuit.





Example: Implement the following expression with (a) NAND gates ONLY, (b) NOR gates ONLY.

Solution:











(iii) Cancel two consecutive NOT equivalent gates (according to Boolean algebra).



(iv)Redraw the final circuit.










(b) Implementation using NOR gates ONLY:

(i) Implementation with Basic gates:



(ii) Replace each basic gate with its equivalent NOR gate implementation from Table 1.






NOR2

NOR2





(iii) Cancel two consecutive NOT equivalent gates (according to Boolean algebra).







Dual Symbols

NAND Logic: a NAND gate can function as either a NAND or a negative-OR

NOR Logic: a NOR gate can function as either a NOR or a negative-AND

$$\overline{A + B} = \overline{A}\overline{B}$$

NOR ______ negative-AND








COMBINATIONAL LOGIC USING NAND AND NOR GATES

1) NAND gates:



$$X = (\overline{AB})(\overline{CD})$$


$$= \overline{(\overline{A} + \overline{B})(\overline{C} + \overline{D})}$$

$$= (\overline{\overline{A} + \overline{B}}) + (\overline{\overline{C} + \overline{D}})$$

$$= \overline{\overline{A}}\overline{\overline{B}} + \overline{\overline{C}}\overline{\overline{D}}$$

$$= AB + CD$$


NAND Logic Diagrams Using Dual Symbols







Example:



(b) Output expression can be obtained directly from the function of each gate symbol in the diagram.







EXAMPLE


Implement each expression with NAND logic using appropriate dual symbols:

(a)
$$ABC + DE$$
 (b) $ABC + \overline{D} + \overline{E}$



2) NOR gates:











Example:



(a) Final output expression is obtained after several Boolean steps.



(b) Output expression can be obtained directly from the function of each gate symbol in the diagram.





Reference:

- [1] Thomas L. Floyd, "Digital Fundamentals" 11th edition, Prentice Hall.
- [2] M. Morris Mano, "Digital Logic & Computer Design" Prentice Hall.

