POWER8 in-core Cryptography The Unofficial Guide

Jeffrey Walton Dr. William Schmidt

POWER8 in-core Cryptography: The Unofficial Guide by Jeffrey Walton and Dr. William Schmidt Extensive review and rough drafts: Segher Boessenkool

Publication date 1 April 2018

Table of Contents

1. Introduction	1
Compilers	1
Source code	1
Compile Farm	2
Contributing	2
Organization	2
2. Vector programming	4
PowerPC compilers	
Altivec headers	
Machine endianness	
Memory allocation	
Vector datatypes	
Vector shifts	
Vector permutes	
Vector dereferences	
Aligned data references	
Unaligned data references	
Big-endian data references	
3. Runtime features	
AIX features	
Linux features	
SIGILL probes	
L1 Data Cache	
4. Advanced Encryption Standard	
AES encryption	
AES decryption	
AES key schedule	
5. Secure Hash Standard	
Strategy	
Sigma functions	
Ch function	
Maj function	
SHA-256	
SHA-512	
6. Polynomial multiplication	
CRC-32 and CRC-32C	
GCM mode	
7. Assembly language	
Cryptogams	
8. Performance	
Powersave	
Comparison	
9. References	
Cryptogams	
GitHub	
IBM and OpenPOWER websites	
:= ::: =::= = P = :: = :	

POWER8 in-core Cryptography

NIST website	. 26
Stack Exchange	27
Index	28

Chapter 1. Introduction

This document is a guide to using IBM's POWER8 in-core cryptography [https://www.ib-m.com/developerworks/learn/security/index.html]. The purpose of the book is to document in-core cryptography more completely for developers and quality assurance personnel who wish to take advantage of the features.

POWER8 in-core cryptography includes CPU instructions to accelerate AES, SHA-256, SHA-512 and polynomial multiplication. This document includes treatments of AES, SHA-256 and SHA-512. It does not include a discussion of polynomial multiplication at the moment, but the chapter is stubbed-out (and waiting for a contributor).

The POWER8 extensions for in-core cryptography find their ancestry in the Altivec SIMD coprocessor. The POWER8 vector unit includes Vector-Scalar Extensions (VSX) and the instruction set for in-core cryptography is a part of it. You can find additional information on VSX in Chapter 7 of the IBM Power ISA Version 3.0B [https://openpowerfoundation.org/?resource_lib=power-isa-version-3-0] at the OpenPOWER Foundation website.

Compilers

The book does not discriminate compilers. All the samples will compile with both GCC and IBM XL C/C++. XL C/C++ is IBM's flagship compiler, and it is referred to as XLC on occasion.

The samples may compile with LLVM's Clang but it was not tested. The compile farm does not have Clang installed so we could not test it. We would like to see how well Clang performs when compared to GCC and XLC. If you encounter a problem using Clang then please report it.

The compiler you use can make a measurable difference on you program. For example, you will probably obtain different benchmark results using GCC and XLC. You will even obtain different benchmark results among versions of the same compiler. For example, GCC 7.2 is generally faster than GCC 4.8.5, and both SHA-256 and SHA-512 built-in implementations will speed up by about 2 cycles per byte (cpb) using GCC 7.

Compilers are discussed in more detail at PowerPC Compilers.

Source code

The source code in the book is a mix of C and C++. The SHA-256 and SHA-512 samples were written in C++ to avoid compile errors due to the SHA API requiring 4-bit literal constants. We could not pass parameters through functions and obtain the necessary constexpr-ness so template parameters were used instead.

There is no source code to download *per se*. The code is taken from Botan, Crypto++ and OpenSSL free software projects. Some code is taken from Andy Polyakov and Cryptogams. Some code is taken from GitHub projects. And some code was written and thrown away after testing.

Compile Farm

The book makes frequent references to <code>gcc112</code> and <code>gcc119</code> from the GCC Compile Farm. The Compile Farm offers four 64-bit PowerPC machines, and <code>gcc112</code> and <code>gcc119</code> are the POWER8 iron (the other two are POWER7 hardware). <code>gcc112</code> is a Linux PowerPC, 64-bit, little-endian machine (ppc64-le), and <code>gcc119</code> is an AIX PowerPC, 64-bit, big-endian machine (ppc64-be).

Both POWER8 machines are IBM POWER System S822 with two CPU cards. gcc112 has 160 logical CPUs and runs at 3.4 GHz. gcc119 has 64 logical CPUs and runs at 4.1 GHz. At 4.1 GHz and 192 GB of RAM gcc119 is probably a contender for one of the fastest machine you will work on.

If you are a free and open software developer then you are eligible for a free GCC Compile Farm [https://cfarm.tetaneutral.net/] account. The Cfarm provides machines for different architectures, including MIPS64, Aarch64 and 64-bit PowerPC. Access is provided through SSH.

If you work on the Compile Farm then be careful of the default GCC compiler. It is probably GCC 4.8.5, and you usually get better code generation and performance with GCC 7.2 located at /opt/cfarm/gcc-latest.

Contributing

This book is free software. If you see an opportunity for improvement, an error or an omission then please submit a pull request or open a bug report.

Organization

The book proceeds in six parts. First, administrivia is discussed, like how to determine machine endianness and how to load and store a vector from memory. A full treatment of vector programming is its own book, but the discussion should be adequate to move on to the more interesting tasks.

Second, AES is discussed. AES is specified in FIPS 197, Advanced Encryption Standard (AES) [https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.197.pdf]. You should read the standard if you are not familiar with the block cipher.

Third, SHA is discussed. SHA is specified in FIPS 180-4, Secure Hash Standard (SHS) [https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.180-4.pdf]. You should read the standard if you are not familiar with the hash.

Introduction

Fourth, polynomial multiplication is discussed. Polynomial multiplications is important for CRC-32, CRC-32C and GCM mode of operation for AES.

Fifth, performance is discussed. The implementations are compared against C and C++ routines and assembly language routines from OpenSSL. The OpenSSL routines are high quality and written by Andy Polyakov.

Fifth, assembly language integration is discussed. Andy Polyakov dual licenses his cryptographic implementations and you can use his routines once you know how to integrate them.

Finally, performance and benchmarking is discussed. C/C++, C++ using built-ins and assembly language routines are benchmarked using GCC.

Chapter 2. Vector programming

Several topics need to be discussed to minimize trouble when using the Altivec and POWER8 extensions. They include PowerPC compilers and options, Altivec headers, machine endianness, vector datatypes, memory and alignment, and loads and stores. It is enough information to get to the point you can use AES and SHA but not much more.

Memory alignment, loads, stores and shifts will probably cause the most trouble for someone new to PowerPC vector programming. If you are new to the platform you may want to read this chapter twice. If you are experienced with the platform then you probably want to skip this chapter.

PowerPC compilers

Two compilers are used for testing. The first is GCC and the second is IBM XL C/C++ (XLC). Both produce high quality code. LLVM's Clang was not tested. The compile farm lacks a Clang installation.

The GCC and XLC compilers are mostly the same but accept slightly different options. The difference usually reduces to GCC accepts architecture options using <code>-march</code> and <code>-mcpu</code>, while XLC uses <code>-qarch</code>.

Compiling a test program with GCC will generally look like below. The important part is -mcpu=power8 which selects the POWER8 Instruction Set Architecture (ISA).

```
$ g++ -mcpu=power8 test.cxx -o test.exe
```

Compiling a test program with IBM XL C/C++ will generally look like below. The important parts are the C++ compiler name of xlc, and -qarch=pwr8 which selects the POWER8 ISA.

```
$ xlC -qarch=pwr8 -qaltivec test.cxx -o test.exe
```

Both compilers consume -g and -03. If you want Position Independent Code then use -fPIC for GCC and -qpic for XLC.

If you work on the Compile Farm then be careful of the default GCC compiler. It is probably GCC 4.8.5, and you usually get better code generation and performance with GCC 7.2 located at /opt/cfarm/gcc-latest.

Altivec headers

The header required for datatypes and functions is <altivec.h>. To support compiles with a C++ compiler __vector keyword is used rather than vector. A typical Altivec include looks as shown below.

```
#if defined(__ALTIVEC__)
# include <altivec.h>
# undef vector
# undef pixel
# undef bool
```

#endif

In addition to __ALTIVEC__ preprocessor macro you will see the following defines depending on the platform:

```
    __powerpc__ and __powerpc on AIX
```

```
• __powerpc__ and __powerpc64__ on Linux
```

- _ARCH_PWR3 through _ARCH_PWR9 on AIX and Linux
- __linux___, __linux and linux on Linux
- _AIX, and _AIX32 through _AIX72 on AIX
- __xlc__ and __xlc__ when using IBM XL C/C++

Machine endianness

You will experience both little-endian and big-endian machines in the field when working with a modern PowerPC architecture. Linux is generally little-endian, while AIX is big-endian.

When writing portable source code you should check the value of preprocessor macros __LITTLE_ENDIAN__ or __BIG_ENDIAN__ to determine the configuration. The value of the macros __BIG_ENDIAN__ and __LITTLE_ENDIAN__ are defined to non-0 to activate the macro. Source code checking endianness should look similar to the code shown below.

```
#if __LITTLE_ENDIAN__
# error "Little-endian system"
#else
# error "Big-endian system"
#endif
```

The compilers can show the endian-related preprocessor macros available on a platform. Below is from GCC on gcc112 from the compile farm, which is ppc64-le.

```
$ g++ -dM -E test.cxx | grep -i endian
#define __ORDER_LITTLE_ENDIAN__ 1234
#define _LITTLE_ENDIAN 1
#define __FLOAT_WORD_ORDER__ _ORDER_LITTLE_ENDIAN__
#define __ORDER_PDP_ENDIAN__ 3412
#define __LITTLE_ENDIAN__ 1
#define __ORDER_BIG_ENDIAN__ 4321
#define __BYTE_ORDER__ _ORDER_LITTLE_ENDIAN__
```

And the complimentary view from IBM XL C/C++ on gcc112 from the compile farm, which is ppc64-le.

```
$ xlC -qshowmacros -E test.cxx | grep -i endian
#define _LITTLE_ENDIAN 1
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ _ORDER_LITTLE_ENDIAN__
```

```
#define __LITTLE_ENDIAN__ 1
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_PDP_ENDIAN__ 3412
#define __VEC_ELEMENT_REG_ORDER__ __ORDER_LITTLE_ENDIAN__
```

However, below is gcc119 from the compile farm, which is ppc64-be. It runs AIX and notice __BYTE_ORDER__, __ORDER_BIG_ENDIAN__ and __ORDER_LITTLE_ENDIAN__ are not present.

```
$ xlC -qshowmacros -E test.cxx | grep -i endian
#define __BIG_ENDIAN__ 1
#define _BIG_ENDIAN 1
#define __THW_BIG_ENDIAN__ 1
#define __HHW_BIG_ENDIAN__ 1
```

Memory allocation

System calls like malloc and calloc (and friends) are used to acquire memory from the heap. The system calls *do not* guarantee alignment to any particular boundary on all platforms. Linux generally returns a pointer that is at least 16-byte aligned on all platforms, including ARM, PPC, MIPS and x86. AIX *does not* provide the same alignment behavior [http://stack-overflow.com/g/48373188/608639].

To avoid unexpected surprises when using heap allocations you should use posix_mema-lign [http://pubs.opengroup.org/onlinepubs/009695399/functions/posix_memalign.html] to acquire heap memory aligned to a particular boundary and free to return it to the system.

AIX provides routines for vector memory allocation and alignment. They are vec_malloc and vec_free , and you can use them like $_mm_malloc$ on Intel machines with Streaming SIMD Extensions (SSE).

Vector datatypes

Three vector datatypes are needed for in-core programming. The three types used for crypto are listed below.

```
• __vector unsigned char
```

- __vector unsigned int
- __vector unsigned long

__vector unsigned char is arranged as 16 each 8-bit bytes, and it is a typedef to uin-t8x16_p8. __vector unsigned int is arranged as 4 each 32-bit words, and it is a typedef to uint32x4_p8.

POWER8 added __vector unsigned long and associated vector operations. __vector unsigned long is arranged as 2 each 64-bit double words, and it is a typedef to uint64x2_p8.

The typedef naming was selected to convey the arrangement, like 32x4 and 64x2. The trailing _p8 was selected to avoid collisions with ARM NEON vector data types. The suffix _p (for POWER architecture) or _v (for Vector) would work just as well.

Vector shifts

Altivec shifts and rotates are performed using *Vector Shift Left Double by Octet Immediate*. The vector shift and rotate built-in is vec_sld and it compiles/assembles to vsldoi. Both shift and rotate operate on a concatenation of two vectors. Bytes are shifted out on the left and shifted in on the right. The instructions need an integral constant in the range 0 - 15, inclusive.

Vector shifts and rotates perform as expected on big-endian machines. Little-endian machines need a special handling to produce correct results and the IBM manuals don't tell you about it [http://www.ibm.com/support/knowledgecenter/SSXVZZ_13.1.4/com.ibm.xl-cpp1314.lelinux.doc/compiler_ref/vec_sld.html]. If you are like many other developers then you will literally waste hours trying to figure it out what happened the first time you experience it.

The issue is shifts and rotates are endian sensitive [http://stackover-flow.com/q/46341923/608639], and you have to use 16-n and swap vector arguments on little-endian systems. The C++ source code provides the following template function to compensate for the little-endian behavior.

```
template <unsigned int N, class T>
T VectorShiftLeft(const T val1, const T val2)
{
#if __LITTLE_ENDIAN__
    enum {R = (16-N)&0xf};
    return vec_sld(val2, val1, R);
#else
    enum {R = N&0xf};
    return vec_sld(val1, val2, R);
#endif
}
```

A VectorRotateLeft would be similar to the code below, if needed. Rotate is a special case of shift where both vector arguments are the same value.

```
template <unsigned int N, class T>
T VectorRotateLeft(const T val)
{
#if __LITTLE_ENDIAN__
    enum {R = (16-N)&0xf};
    return vec_sld(val, val, R);
#else
    enum {R = N&0xf};
    return vec_sld(val, val, R);
#endif
}
```

Vector permutes

Vector permutes allow you to rearrange elements in a vector. The values to be permuted can be in any arrangement like 64x2 or 32x4, but the mask is always an octet mask using an 8x16 arrangement.

The Altivec permute is very powerful and it stands out among architectures like ARM, Aarch64 and x86. The POWER permute allows you to select elements from two source vectors. When an index in the mask is in the range [0,15] then elements from the first vector are selected, and index values in the the range [16,31] select elements from the second vector.

As an example, suppose you have a big-endian byte array like a message to be hashed using SHA-256. SHA operates on 32-bit words so the message needs a permute on little-endian systems. The code to perform the permute on a little-endian machine would look like below.

```
uint32x4_p msg = vec_ld(/*load from memory*/);
uint8x16_p mask = {3,2,1,0, 7,6,5,4, 11,10,9,8, 15,14,13,12};
msg = vec_perm(msg, msg, mask);
```

The previous example only needed one vector so it used msg twice in the call to vec_perm. The Altivec code is similar to _mm_shuffle_epi8 on Intel machines. An example that interleaves two different vectors is shown below.

```
uint32x4_p a = { 0, 0, 0, 0}; // All 0 bits


uint32x4_p b = {-1, -1, -1, -1}; // All 1 bits

uint8x16_p m = {0,1,2,3, 16,17,18,19, 4,5,6,7, 20,21,22,23};

uint32x4_p c = vec_perm(a, b, m);
```

After the code above executes the vector c will have the value $\{0, -1, 0, -1\}$.

Below is the image IBM provides for the vec_perm documentation. The IBM example shows $d = vec_perm(a, b, c)$. The light gray blocks in vector d are from the first vector, and dark gray blocks in vector d are from the second vector.



Vector dereferences

The OpenPOWER ELF V2 ABI Specification [https://openpowerfoundation.org/?resource_lib=64-bit-elf-v2-abi-specification-power-architecture], version 1.4, incorrectly states that accessing vectors on Power should preferably be done with vector pointers and the dereference operator *. However, this is only permitted for aligned vector references. Examples in Chapter 6 of the ABI document show use of casting operations that represent undefined behavior according to the C standard. An errata document that corrects the ABI may be found at the OpenPOWER Foundation website [https://openpowerfoundation.org/?resource_lib=openpower-elfv2-errata-elfv2-abi-version-1-4]. Subsequent sections describe the proper way to use loads and stores of aligned and unaligned data.

Aligned data references

Altivec loads and stores have traditionally been performed using vec_ld and vec_st since at least the POWER4 days in the early 2000s. vec_ld and vec_st are sensitive to alignment of the memory address and the offset into the address. The effective address is the sum address+offset rounded down or masked to a multiple of 16.

Altivec does not raise a SIGBUS to indicate a misaligned load or store. Instead, the bottom 4 bits of the sum address+offset are masked-off and then the memory at the effective address is loaded.

You can use the Altivec loads and stores when you *control* buffers and ensure they are 16-byte aligned, like an AES key schedule table. Otherwise just use unaligned loads and stores to avoid trouble.

The C/C++ code to perform a load using vec_{1d} should look similar to below. Notice the assert to warn you of problems in debug builds.

```
template <class T>
uint32x4_p8 VectorLoad(const T* mem_addr, int offset)
{
#ifndef NDEBUG
    uintptr_t maddr = ((uintptr_t)mem_addr)+offset;
    uintptr_t mask = ~(uintptr_t)0xf;
    uintptr_t eaddr = maddr & mask;
    assert(maddr == eaddr);
#endif
    return (uint32x4_p8)vec_ld(offset, mem_addr);
}
The C/C++ code to perform a store using vec_st should look similar to below.

template <class T>
void VectorStore(const uint32x4_p8 val, T* mem_addr, int offset)
{
#ifndef NDEBUG
```

```
uintptr_t maddr = ((uintptr_t)mem_addr)+offset;
uintptr_t mask = ~(uintptr_t)0xf;
uintptr_t eaddr = maddr & mask;
assert(maddr == eaddr);
#endif

vec_st((uint8x16_p8)val, offset, mem_addr);
}
```

Unaligned data references

POWER7 (PowerISA 2.07) introduced unaligned loads and stores that avoid the aligned memory requirements. The preferred intrinsic functions for unaligned loads and stores are vec_xl and vec_xst . Theses are available on all currently supported versions of GCC and XLC; however, older versions of GCC such as those installed on many enterprise Linux distributions do not supply them. For compatibility with these older compilers, you may use vec_vsx_ld and vec_vsx_st for GCC.

You should use the POWER7 loads and stores whenever you *do not control* buffers or their alignments, like messages supplied by user code.

The C/C++ code to perform a load using vec_x1 and vec_vsx_1d should look similar to below. The function name has a u added to indicate unaligned.

```
template <class T>
uint32x4_p8 VectorLoadu(const T* mem_addr, int offset)
{
#if defined(__xlc__) || defined(__xlC__)
        return (uint32x4_p8)vec_xl(offset, mem_addr);
#else
        return (uint32x4_p8)vec_vsx_ld(offset, mem_addr);
#endif
}
```

The C/C++ code to perform a store using vec_xst and vec_vsx_st should look similar to below.

If your code will only be compiled with supported compilers, you may simplify it to use the vec xl and vec xst variants for both XLC and GCC.

Big-endian data references

POWER7 introduced vec_xl_be and vec_st_be which perform big-endian loads and stores. The big-endian load compiles/assembles to lxvw4x/lxvd2x, and the store compiles/assembles to stxvw4x/stxvd2x.

The big-endian variants can save two instructions on little-endian systems when the little-endian byte swap is not needed. This usually happens when you need to permute the data after a load or before a store.

The extraneous permutes can be seen in the disassembly below. The interleaved instructions were removed. The instructions which remain are (1) a load of the value, (2) a load of the mask, and (3) three permutations instead of one.

```
$ objdump --disassemble sha256-p8.exe
SHA256_SCHEDULE(unsigned int*, unsigned char const*):
100008a8:
            99 4e 00 7c
                            lxvd2x vs32,0,r9
100008bc:
            99 26 20 7c
                            lxvd2x vs33,0,r4
100008cc:
                            xxswapd vs32,vs32
            57 02 00 f0
100008d0:
            57 0a 21 f0
                            xxswapd vs33,vs33
                            xxlnand vs32,vs32,vs32
100008d4:
            97 05 00 f0
100008d8:
            2b 08 21 10
                            vperm v1, v1, v1, v0
```

While not readily apparent, v0 is another name for vs32, and v1 is another name for vs33. So the permutation may be thought of as vperm vs33, vs33, vs33, vs32 (although this will not assemble). Also see What does "vperm v0,v0,v0,v17" with unused v0 do? [https://stackoverflow.com/q/49132339/608639].

Access to vec_xl_be and vec_st_be was provided for IBM XL C/C++, but GCC only supports these intrinsic functions beginning with version 8 (Spring 2018 release). For earlier versions of GCC, you must use inline assembly to replace the missing built-ins with VEC_XL_BE and VEC_ST_BE.

WJS: Is it intended to provide definitions of these macros here?

JWW: Here are my functions to load a user message for use with SHA-256. I benchmarked them on GCC112, which is ppc64-le @3.4 GHz. I lose 2-3 cpb when using the replacement VEC XL BE. We may need to drop them as technically unfeasible.

Chapter 3. Runtime features

Runtime feature detections allows code to switch to a faster implementation when the hardware permits. This chapter shows you how to determine in-core crypto availability at runtime on AIX and Linux PowerPC platforms.

AIX features

TODO: find out how to perform runtime feature detection on AIX. We checked <code>getsystemcfg</code> and <code>sysconf</code> for AES, SHA and polynomial multiply (and vcrypto) but the bits are missing.

The only thing we know works is SIGILL probes and signal handlers. It would be nice to avoid the nastiness.

OpenSSL uses the following in ppccap.c [https://github.com/openssl/openssl/blob/mas-ter/crypto/ppccap.c], but I have not read that ISA 2.07 and/or POWER8 is synonymous with vcrypto. I.e., vcrypto may be an optional or missing component for ISA 2.07.

[WJS: I'm not an AIX expert either, but I've send a note to someone who should be able to help us.]

Linux features

Some versions of Glibc and the kernel provide ELF auxiliary vectors with the information. AT_HWCAP2 will show the vcrypto flag when in-core crypto is available. This is guaranteed for the following little-endian Linux distributions:

- · Ubuntu 14.04 and later
- SLES 12 and later
- · RHEL 7 and later

```
$ LD_SHOW_AUXV=1 /bin/true

AT_DCACHEBSIZE: 0x80

AT_ICACHEBSIZE: 0x0

AT_SYSINFO_EHDR: 0x3fff877c0000

AT_HWCAP: ppcle true_le archpmu vsx arch_2_06 dfp ic_snoop smt mmu fpu altivec ppc64 ppc32

AT_PAGESZ: 65536

AT_CLKTCK: 100

AT_PHDR: 0x10000040
```

```
AT_PHENT:
                  56
AT PHNUM:
                  9
                  0x3fff877e0000
AT_BASE:
AT FLAGS:
                  0x0
AT_ENTRY:
                  0x1000145c
AT_UID:
                  10455
AT_EUID:
                  10455
AT_GID:
                  10455
AT EGID:
                  10455
AT_SECURE:
                  0
AT_RANDOM:
                  0x3fffeaeaa872
AT_HWCAP2:
                  vcrypto tar isel ebb dscr htm arch_2_07
AT_EXECFN:
                  /bin/true
AT PLATFORM:
                  power8
AT_BASE_PLATFORM:power8
```

Linux systems with Glibc version 2.16 can use <code>getauxval</code> to determine CPU features. Runtime code to perform the check should look similar to below. The defines were taken from the Linux kernel's cputable.h [https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/arch/powerpc/include/asm/cputable.h].

```
#ifndef AT_HWCAP2
# define AT HWCAP2 26
#endif
#ifndef PPC_FEATURE2_ARCH_2_07
# define PPC_FEATURE2_ARCH_2_07
                                   0x80000000
#endif
#ifndef PPC FEATURE2 VEC CRYPTO
# define PPC_FEATURE2_VEC_CRYPTO 0x02000000
#endif
bool HasPower8()
    if (getauxval(AT_HWCAP2) & PPC_FEATURE2_ARCH_2_07 != 0)
        return true;
    return false;
}
bool HasCrypto()
    if (getauxval(AT_HWCAP2) & PPC_FEATURE2_VEC_CRYPTO != 0)
        return true;
    return false;
}
```

SIGILL probes

TODO: show this nasty technique.

L1 Data Cache

The L1 data cache line size is an important security parameter that can be used to avoid leaking information through timing attacks. IBM POWER System S822, like gcc112 and gcc119, have a 128-byte L1 data cache line size.

gcc119 runs AIX and a program can query the L1 data cache line size as shown below.

```
#include <sys/systemcfg.h>
int cacheLineSize = getsystemcfg(SC_L1C_DLS);
if (cacheLineSize) <= 0)
    cacheLineSize = DEFAULT_L1_CACHE_LINE_SIZE;</pre>
```

gcc112 runs Linux and a program can query the L1 data cache line size as shown below.

```
#include <sys/sysconf.h>
int cacheLineSize = sysconf(_SC_LEVEL1_DCACHE_LINESIZE);
if (cacheLineSize) <= 0)
    cacheLineSize = DEFAULT_L1_CACHE_LINE_SIZE;</pre>
```

It is important to check the return value from <code>sysconf</code> on Linux. <code>gcc112</code> runs CentOS 7.4 and the machine returns 0 for the L1 cache line query. Also see sysconf and <code>_SC_LEV-EL1_DCACHE_LINESIZE</code> returns 0? [https://lists.centos.org/pipermail/centos/2017-September/166236.html] on the CentOS mailing list.

Chapter 4. Advanced Encryption Standard

AES is the Advanced Encryption Standard. AES is specified in FIPS 197, Advanced Encryption Standard (AES) [https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.197.pdf]. You should read the standard if you are not familiar with the block cipher.

Three topics are discussed for AES. The first is encryption, the second is decryption, and the third is keying. Keying is discussed last because encryption and decryption uses the golden key schedule from FIPS 197.

AES encryption

TODO

AES decryption

TODO

AES key schedule

TODO

Chapter 5. Secure Hash Standard

SHA is the Secure Hash Standard. SHA is specified in FIPS 180-4, Secure Hash Standard (SHS) [https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.180-4.pdf]. You should read the standard if you are not familiar with the hash family.

Strategy

SHA provides a lot of freedom to an implementation. You can approach your SHA implementation in several ways, but most of them will result in an under-performing SHA. This section provides one of the strategies for a better performing implementation.

The first design element is to perform everything in vector registers. The only integer operations should be reading 2 longs or 4 integers from memory during a load, and writing 2 longs or 4 integers after the round during a store.

Second, don't maintain a full W[64] or W[80] table. W[16] will be 16 each vectors in a 32x4 or 64x2 arrangement and operate in-place using a rolling strategy.

Third, the eight working variables $\{A,B,C,D,E,F,G,H\}$ each get their own vector register. The one you care about is located at element 0, the remainder of the elements in the vector are "don't care" elements.

Fourth, when you need an integer for a calculation you will shift it out from a vector register to another vector register using vec_sld. Most of the time you only care about element 0 in a vector register, and the remainder of elements are "don't care" elements.

It does not matter if you rotate the working variables $\{A,B,C,D,E,F,G,H\}$ in the caller or in the callee. Both designs have nearly the same performance characteristics.

Because you are operating on W[64] or W[80] in-place the main body of your compression function will look similar to below (after copying the user's message).

```
// SHA-256 partial compression function
uint32x4_p8 X[16];
...

for (i = 16; i < 64; i++)
{
    uint32x4_p8 s0, s1, T0, T1;

    s0 = X[(i + 1) & 0x0f];
    s0 = sigma0(s0);
    s1 = X[(i + 14) & 0x0f];
    s1 = sigma1(s1);

T1 = (X[i & 0xf] += s0 + s1 + X[(i + 9) & 0xf]);
    T1 += h + Sigma1(e) + Ch(e, f, g) + K256[i];</pre>
```

```
T2 = Sigma0(a) + Maj(a, b, c);

h = g; g = f; f = e;

e = d + T1;

d = c; c = b; b = a;

a = T1 + T2;

}
```

Sigma functions

POWER8 provides the vshasigmaw and vshasigmad instructions to accelerate SHA calculations for 32-bit and 64-bit quantities, respectively. The instructions take two integer arguments and the constants are used to select among Sigma0, Sigma1, sigma0 and sigma1.

Ch function

POWER8 provides the vsel instruction and it is the SHA ${\tt Ch}$ function. The implementation for the 32x4 arrangement is shown below. The code is the same for the 64x2 arrangement, but the function takes uint64x2_p8 arguments. The important piece of information is x used as the selector.

```
uint32x4_p8
VectorCh(uint32x4_p8 x, uint32x4_p8 y, uint32x4_p8 z)
{
    return vec_sel(z, y, x);
}
```

Maj function

POWER8 provides the vsel instruction and it can be used for the SHA Maj function. The implementation for the 32x4 arrangement is shown below. The code is the same for the 64x2 arrangement, but the function takes $uint64x2_p8$ arguments. The important piece of information is x^y used as the selector.

```
uint32x4_p8
VectorCh(uint32x4_p8 x, uint32x4_p8 y, uint32x4_p8 z)
{
    return vec_sel(y, z, vec_xor(x, y));
}
```

SHA-256

TODO

SHA-512

TODO

Chapter 6. Polynomial multiplication

The chapter of the document should discuss polynomial multiplication used with CRC codes and the GCM mode of operation for AES. However we have no experience with polynomial multiplication. Please refer to GitHub CRC32/vpmsum [https://github.com/antonblanchard/crc32-vpmsum].

CRC-32 and CRC-32C

No content.

GCM mode

No content.

Chapter 7. Assembly language

This chapter shows you how to build and link against a POWER8 SHA assembly language routine. The project is Cryptogams by Andy Polyakov, and the function is SHA-256 compression function. Andy's implementations are well respected and world renowned.

Cryptogams

Cryptogams [https://www.openssl.org/~appro/cryptogams/] is the incubator used by Andy Polyakov to develop assembly language routines for OpenSSL. Andy dual licenses his implementations and a more permissive license is available for his assembly language source code. This section will show you how to use Cryptogams SHA-256 implementation.

The steps that follow were carried out on gcc112, which is ppc64-le. Andy's GitHub is located at dot-asm [https://github.com/dot-asm], so clone the project and read the README.

```
$ git clone https://github.com/dot-asm/cryptogams
$ cd cryptogams
```

The README contains instructions for using the source files:

```
"Flavor" refers to ABI family or specific OS. E.g. x86_64 scripts recognize "elf", "elf32", "macosx", "mingw64", "nasm". PPC scripts recognize "linux32", "linux64", "linux64le", "aix32", "aix64", "osx32", "osx64", and so on...
```

Unfortunately Andy has not uploaded the SHA gear to Cryptogams so you will have to switch to OpenSSL to get the Cryptogams sources. Make a cryptogams directory, and then copy sha512p8-ppc.pl and ppc-xlate.pl from the OpenSSL source directory:

```
$ mkdir cryptogams
$ cp openssl/crypto/sha/asm/sha512p8-ppc.pl cryptogams/
$ cp openssl/crypto/perlasm/ppc-xlate.pl cryptogams/
$ cd cryptogams/
```

Next examine the head notes in sha512p8-ppc.pl, which is used to create the source files for SHA-256 and SHA-512. The comments say the script takes two arguments. The first is a "flavor", and the 32 or 64 is used to convey the platform architecture. Adding "le" to flavor will produce a source file for a little endian machine. The second argument is "output", and 256 or 512 in the output filename selects either SHA-256 or SHA-512.

The commands to produce a SHA-256 assembly source file for gcc112 and assemble it are shown below.

```
$ ./sha512p8-ppc.pl linux64le sha256le_compress.s
$ as -mpower8 sha256le_compress.s -o sha256le_compress.o
```

The head notes in sha512p8-ppc.pl do not state the public API. However the source file crypto/ppccap.c says:

```
$ grep -IR sha256_block_p8 *
crypto/ppccap.c:void sha256_block_p8(void *ctx, const void *inp,
size_t len);
. . .
In fact the signature for sha256_block_p8 is better documented as shown below. There are
no alignment requirements for state or input.
void sha256_block_p8(uint32_t *state,
            const uint8_t *input, size_t blocks);
Finally, a program that links to sha256_block_p8 might look like the following.
$ cat test.cxx
#include <stdio.h>
#include <string.h>
#include <stdint.h>
extern "C" {
  void sha256_block_p8(uint32_t*, const uint8_t*, size_t);
}
int main(int argc, char* argv[])
  /* empty message with padding */
  uint8_t message[64];
  memset(message, 0x00, sizeof(message));
  message[0] = 0x80;
  /* initial state */
  uint32_t state[8] = {
    0x6a09e667, 0xbb67ae85, 0x3c6ef372, 0xa54ff53a,
    0x510e527f, 0x9b05688c, 0x1f83d9ab, 0x5be0cd19
  };
  size_t blocks = sizeof(message)/64;
  sha256 block p8(state, message, blocks);
  const uint8 t b1 = (uint8 t)(state[0] \Rightarrow 24);
  const uint8_t b2 = (uint8_t)(state[0] \Rightarrow 16);
  const uint8_t b3 = (uint8_t)(state[0] >>
  const uint8_t b4 = (uint8_t)(state[0] >> 0);
  const uint8_t b5 = (uint8_t)(state[1] >> 24);
  const uint8 t b6 = (uint8 t)(state[1] \Rightarrow 16);
  const uint8_t b7 = (uint8_t)(state[1] >> 8);
  const uint8_t b8 = (uint8_t)(state[1] >> 0);
  /* e3b0c44298fc1c14... */
  printf("SHA256 hash of empty message: ");
```

printf("%02X%02X%02X%02X%02X%02X%02X%02X...\n",

```
b1, b2, b3, b4, b5, b6, b7, b8);

int success = ((b1 == 0xE3) && (b2 == 0xB0) && (b3 == 0xC4) && (b4 == 0x42) && (b5 == 0x98) && (b6 == 0xFC) && (b7 == 0x1C) && (b8 == 0x14));

if (success)
    printf("Success!\n");
else
    printf("Failure!\n");

return (success != 0 ? 0 : 1);
}

Compiling and linking to sha256le_compress.o would look similar to below.

$ g++ -mcpu=power8 test.cxx sha256le_compress.o -o test.exe
$ ./test.exe
SHA256 hash of empty message: E3B0C44298FC1C14...
Success!
```

Chapter 8. Performance

This chapter presents benchmarking numbers and discusses some of the issues that affect performance. Benchmarking an application is an art and can be tricky to collect accurate results.

Powersave

Linux desktop systems are usually configured in either on-demand or powersave mode. The configuration is usually a kernel parameter, and the default energy states are usually efficient states that use less power. Before benchmarking you should leave on-demand or powersave mode, and enter a performance state.

Cryptogams uses a script to enter performance mode for benchmarking but it is not available online. A modified version of Andy's script is available at governor.sh [https://github.com/weidai11/cryptopp/blob/master/TestScripts/governor.sh]. The script changes the scaling frequency using the $/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor key (where <math>cpu*$ is a logical cpu, like cpu0). Below is an example of running the script on a x86_64 Linux system.

```
$ sudo ./governor.sh perf
Current CPU governor scaling settings:
   CPU 0: powersave
   CPU 1: powersave
   CPU 2: powersave
   CPU 3: powersave
New CPU governor scaling settings:
   CPU 0: performance
   CPU 1: performance
   CPU 2: performance
   CPU 3: performance
```

TODO: We are not aware of a similar script for AIX. In fact we don't know how to check a similar setting to determine if a script is needed.

Comparison

The table below presents benchmark statistics using standard C++, C++ with built-ins, and assembly language routines. The "standard C++" and "C++ with built-ins" columns were derived using Crypto++. The "assembly language" column was taken from Cryptogams and OpenSSL source file notes.

The measurements were taken on gcc112, which is a Linux PowerPC, 64-bit, little-endian machine. The hardware is IBM POWER System S822 with two CPU cards, 160 logical CPUs at 3.4 GHz. The kernel is CentOS 7.4 version 3.10.0-514 and the compiler is GCC 7.2.0.

Algorithm	Standard C++		Built-ins		Assembly	
Algorithm	MiB/s	cpb	MiB/s	cpb	MiB/s	cpb
AES/ECB	121	26.7	3151	1.03	-	_†
AES/CTR	120	27.1	2544	1.27	-	0.74 [‡]
AES/GCM	93	34.7	474	6.8	-	_†
SHA-1	307	10.6	N/A	N/A	-	_†
SHA-256	129	25.2	275	12.0	-	9.9 [‡]
SHA-512	281	11.5	368	8.8	-	6.3 [‡]

[†] The Cryptogams and OpenSSL source files do not provide a meaningful metric for cycles per byte in this case. The metrics are reported as +150% or +90%, but we don't know what base value was used as a frame of reference.

POWER8 *does not* provide instructions for SHA-1, and based on the benchmarks it is easy to see why. A good compiler generates quality code. Other factors probably include SHA-1 has been superseded by SHA-256 and SHA-512.

[‡] As reported in the head notes of the Cryptogams and OpenSSL source files. MiB/s is not provided, and the metric is only meaningful on the same hardware using the same test configuration.

Chapter 9. References

Cryptogams

CRYPTOGAMS: low-level cryptographic primitives collection [https://www.openssl.org/~ap-pro/cryptogams/]

GitHub

- AES Intrinsics [https://github.com/noloader/AES-Intrinsics]
- SHA Intrinsics [https://github.com/noloader/SHA-Intrinsics]
- CRC32/vpmsum [https://github.com/antonblanchard/crc32-vpmsum]

IBM and OpenPOWER websites

- Recommended debug, compiler, and linker settings for Power processor tuning [https://www.ibm.com/support/knowledgecenter/en/linuxonibm/liaal/iplsdkrecbldset.htm]
- AIX vector programming [https://www.ibm.com/support/knowledgecenter/en/ss-w_aix_61/com.ibm.aix.genprogc/vector_prog.htm]
- POWER8 in-core cryptography [https://www.ibm.com/developerworks/library/se-power8-in-core-cryptography/index.html]
- IBM Advance Toolchain (for latest gcc and glibc) [https://developer.ibm.com/linuxonpower/advance-toolchain/]
- 64-Bit ELF V2 ABI Specification: Power Architecture [https://openpowerfoundation.org/?resource_lib=64-bit-elf-v2-abi-specification-power-architecture]
- IBM Power ISA Version 3.0B [https://openpowerfoundation.org/?resource_lib=power-isa-version-3-0]
- Function calls and the PowerPC 64-bit ABI [https://www.ibm.com/developerworks/library/l-powasm4/index.html]
- Performance Optimization and Tuning Techniques for IBM Power Systems Processors Including IBM POWER8 [https://www.redbooks.ibm.com/redbooks/pdfs/sg248171.pdf]

NIST website

- FIPS 197, Advanced Encryption Standard (AES) [https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.197.pdf]
- FIPS 180-4, Secure Hash Standard (SHS) [https://nvlpubs.nist.gov/nistpubs/fips/nist.fip-s.180-4.pdf]

Stack Exchange

- Detect Power8 in-core crypto through getauxval? [https://stackover-flow.com/q/46144668/608639]
- Is vec_sld endian sensitive? [https://stackoverflow.com/q/46341923/608639]

Index NIST website, 26 Α 0 Administrivia, 2 on-demand, 24 AES, 2, 16 OpenPOWER website, 26 Decryption, 16 P Encryption, 16 Key schedule, 16 Performance, 3, 24 Andy Polyakov, 21, 24 performance, 24 Assembly language, 3, 21 Polynomial multiplication, 2, 20 CRC-32, 20 В GCM mode, 20 Benchmark, 24 powersave, 24 R C References, 26 Compile farm, 2 gcc112, 2 S gcc119, 2 SHA, 2, 17 POWER8, 2 Ch function, 18 Compiler Maj function, 18 GCC, 1 XL C/C++, 1 SHA-256, 18 SHA-512, 19 Contributing, 2 Sigma functions, 18 CRC-32, 20 Cryptogams, 21, 24, 26 Source code, 1 Andy Polyakov, 21 C/C++, 1 Stack Exchange, 27 F X Feature detection, 13 XL C/C++, 1 AIX, 13 Glibc, 13, 14 Linux, 13 SIGILL probe, 14 G GCC, 1 GCM mode, 20 GitHub, 26 IBM website, 26 Introduction, 1 L1 data cache, 15 AIX, 15

Linux, 15

N