

EECS 151 hw2 Scott Shao 3031883050 Publem 1: 1. Q = A'B'C'D' + A'B'C'D + A'BCD' + A'BC'D + A'BCD' + A'BCD + AB'C'D' + AB'C'D+ AB'CD' + ABCD' 0 Q = AB + CD + AC or Q = (A+B+C)(A+C+D)(B+C+D) Phoblem 2 : DEF (ABC 000 00) 000 001 011 010 116 111 X 101 100 1 Q = BCD + BDE + ADE + ABC + BCEF

2,Q=(C+E)(B+C+D)(B+E+F)(A+B+D)(A+D+E)

(U)





```
module pattern (input clk, input rst, input sig, output out);
localparam S0 = 3'd0;
localparam S1 = 3'd1;
localparam S2 = 3'd2;
localparam S4 = 3'd3;
localparam S9 = 3'd4;
localparam S18 = 3'd5;
reg [2:0] CurrentState;
reg [2:0] NextState;
assign out = (CurrentState == S18);
always @(posedge clk) begin
    if (rst) begin
        CurrentState <= S0;</pre>
    end else begin
        CurrentState <= NextState;</pre>
    end
end
always @(*) begin
    NextState = CurrentState;
    case (CurrentState)
        S0: begin
             if (sig == 1'b1) NextState = S1;
        end
        S1: begin
             if (sig == 1'b0) NextState = S2;
        end
        S2: begin
            if (sig == 1'b0) NextState = S4;
             else NextState = S1;
        end
        S4: begin
             if (sig == 1'b1) NextState = S9;
            else NextState = S0;
        end
        S9: begin
             if (sig == 1'b0) NextState = S18;
             else NextState = S1;
        end
        S18: begin
            if (sig == 1'b1) NextState = S1;
             else NextState = S0;
        end
    endcase
end
endmodule
```


```
`timescale 1ns/1ns
module pattern_testbench();
    reg clk;
    reg reset;
    reg sig;
    wire out;
    reg fi = 1'b0;
    initial clk = 0;
    initial reset = 1'b0;
    initial sig = 1'b0;
    always \#(10) clk <= \simclk;
    pattern dut(
        .clk(clk),
        .rst(reset),
        .sig(sig),
        .out(out)
    );
    initial begin
        $dumpfile("pattern_testbench.vcd");
        $dumpvars(0, pattern_testbench);
        @(posedge clk); #1;
        reset = 1;
        @(posedge clk); #1;
        reset = 0;
        sig = 1;
        @(posedge clk); #1;
        repeat (2) @(posedge clk); #1;
        sig = 1;
        @(posedge clk); #1;
        sig = 0;
        @(posedge clk); #1;
        if (out == 1'b0) fi = 1'b1;
        repeat (50) @(posedge clk); #1;
        if (out == 1'b1) fi = 1'b1;
        @(posedge clk) #1;
        sig = 1;
        @(posedge clk) #1;
        sig = 0;
        @(posedge clk) #1;
        sig = 1;
        @(posedge clk) #1;
        sig = 0;
        @(posedge clk) #1;
        @(posedge clk) #1;
        sig = 1;
        @(posedge clk) #1;
        @(posedge clk) #1;
        sig = 0;
        @(posedge clk) #1;
        @(posedge clk) #1;
        sig = 1;
        @(posedge clk) #1;
        siq = 0;
        @(posedge clk) #1;
        if (out == 1'b0) fi = 1'b1;
        $display("Out: %0d", out);
```

```
if (fi) $display("Fail");
    else $display("Pass");
    $finish();
    end
endmodule
```


```
module pattern (input clk, input rst, input sig, output out);
localparam S0 = 3'd0;
localparam S1 = 3'd1;
localparam S2 = 3'd2;
localparam S4 = 3'd3;
localparam S9 = 3'd4;
localparam S18 = 3'd5;
reg [2:0] CurrentState;
reg [2:0] NextState;
assign out = (CurrentState == S18);
always @(posedge clk) begin
    if (rst) begin
        CurrentState <= S0;</pre>
    end else begin
        CurrentState <= NextState;</pre>
    end
end
always @(*) begin
    NextState = CurrentState;
    case (CurrentState)
        S0: begin
            if (sig == 1'b1) NextState = S1;
        end
        S1: begin
            if (sig == 1'b0) NextState = S2;
        end
        S2: begin
            if (sig == 1'b0) NextState = S4;
            else NextState = S1;
        end
        S4: begin
            if (sig == 1'b1) NextState = S9;
            else NextState = S0;
        end
        S9: begin
            if (sig == 1'b0) NextState = S18;
            else NextState = S1;
        end
        S18: begin
            if (sig == 1'b1) NextState = S1;
            else NextState = S4;
        end
    endcase
end
endmodule
```

```
`timescale 1ns/1ns
module pattern2 testbench();
    reg clk;
    reg reset;
    reg sig;
    wire out;
    reg fi = 1'b0;
    initial clk = 0;
    initial reset = 1'b0;
    initial sig = 1'b0;
    always \#(10) clk <= \simclk;
    pattern dut(
        .clk(clk),
        .rst(reset),
        .sig(sig),
        .out(out)
    );
    initial begin
        $dumpfile("pattern2_testbench.vcd");
        $dumpvars(0, pattern2_testbench);
        @(posedge clk); #1;
        reset = 1;
        @(posedge clk); #1;
        reset = 0;
        sig = 1;
        @(posedge clk); #1;
        repeat (2) @(posedge clk); #1;
        sig = 1;
        @(posedge clk); #1;
        sig = 0;
        @(posedge clk); #1;
        if (out == 1'b0) fi = 1'b1;
        repeat (50) @(posedge clk); #1;
        if (out == 1'b1) fi = 1'b1;
        @(posedge clk); #1;
        sig = 1;
        @(posedge clk); #1;
        sig = 0;
        @(posedge clk); #1;
        sig = 1;
        @(posedge clk); #1;
        sig = 0;
        @(posedge clk); #1;
        @(posedge clk); #1;
        sig = 1;
        @(posedge clk); #1;
        @(posedge clk); #1;
        sig = 0;
        @(posedge clk); #1;
        @(posedge clk); #1;
        sig = 1;
        @(posedge clk); #1;
        siq = 0;
        @(posedge clk); #1;
        if (out == 1'b0) fi = 1'b1;
        @(posedge clk); #1;
```

```
sig = 1;
@(posedge clk); #1;
sig = 0;
@(posedge clk); #1;
if (out == 1'b0) fi = 1'b1;
$display("Out: %0d", out);
if (fi) $display("Fail");
else $display("Pass");
$finish();
end
endmodule
```



Above: Problem 3 Question 2 gtk waveform.



Above: Problem 3 Question 5 gtk waveform.