

# EECS151 : Introduction to Digital Design and ICs

## Lecture 17 – Flip-Flops

**Bora Nikolić and Sophia Shao**

Introducing the new SiFive U8-Series Core IP



### A RUSSIAN STARTUP IS SELLING ROBOT CLONES OF REAL PEOPLE

Nov. 2, 2019. Russian startup Promobot is now selling autonomous androids — and buyers can choose to make the robots look like any person on Earth..

<https://futurism.com/the-byte/russian-startup-selling-robot-clones-real-paper>




# Review

- Binary multipliers have three blocks:
  - Partial-product generation (NAND or Booth)
  - Partial-product compression (ripple-carry array, CSA or Wallace)
  - Final adder
- Multipliers are often pipelined
- Constant multipliers can be optimized for size/speed
- Shifters and crossbars are common building blocks in digital systems
  - Often require customization




# Timing

# Synchronous Timing




# Latch Parameters

- Latch is transparent high or low



```
module latch
(
    input clk,
    input d,
    output reg q
);


    always @(clk or d)
    begin
        if ( clk )
            q <= d;
    end
endmodule
```



Delays can be different for rising and falling data transitions


# Flip-Flop Parameters

- Flip-flop is edge-triggered



```
module flipflop
(
    input clk,
    input d,
    output reg q
);


    always @(posedge clk)
    begin
        q <= d;
    end
endmodule
```



Delays can be different for rising and falling data transitions

# Clock Uncertainties

- Clock arrival time varies in space and time



Sources of clock uncertainty




# Clock Nonidealities

- Clock skew
  - Spatial variation in temporally equivalent clock edges; deterministic + random,  $t_{sk}$
- Clock jitter
  - Temporal variations in consecutive edges of the clock signal; modulation + random noise
  - Cycle-to-cycle (short-term)  $t_{js}$
  - (there also exists long term jitter  $t_{jl}$ )
- Variation of the pulse width
  - Important for level sensitive clocking with latches




# Clock Skew and Jitter

- Both skew and jitter affect the effective cycle time
- Only clock distribution skew affects the race margin



# Timing Constraints

- First flip-flop launches data on the first clock edge, the second one captures on the second clock edge




Minimum cycle time is set by the longest logic path:

$$T - t_{sk} - t_i = t_{c-q} + t_{su} + t_{logic,max}$$

Worst case is when receiving edge arrives early

# Timing Constraints

- Launching flip-flop shouldn't contaminate its own data



$t_{clk-q}$ ,  $t_{su}$ ,  $t_h$

$t_{logic,max}$   
 $t_{logic,min}$


**Hold time constraint:**

$$t_{c-q} + t_{logic, min} > t_{hold} + t_{sk}$$

Worst case is when receiving edge arrives late  
Race between data and clock

# Slack

- Visualizing arrival times



# Timing Analysis

- Report timing

Startpoint: dig\_agc\_0/int\_term\_reg\_0\_  
(rising edge-triggered flip-flop clocked by clk\_agc)  
Endpoint: dig\_agc\_0/int\_term\_reg\_0\_  
(rising edge-triggered flip-flop clocked by clk\_agc)

Point	Fanout	Derate	Incr	Path	Voltage
-----					
clock clk_agc (rise edge)		0.00	0.00		
clock source latency		3.13	3.13	r	
timing_control_0/C1276/Y (AND2X3)		0.00	3.13	r	3.00
timing_control_0/o_clk_agc (net)	2	0.00	3.13	r	
dig_agc_0/BUFX8_G6B1I2/A (BUFX8)		0.00	& 3.13	r	3.00
dig_agc_0/o_clk_agc_G6B1I2 (net)	15	0.00	3.91	r	
dig_agc_0/int_term_reg_0_/CP (SDFFCQX2)		0.01	& 3.92	r	3.00
...					
clock reconvergence pessimism		0.00	3.92		
clock uncertainty			0.10		4.02
dig_agc_0/int_term_reg_0_/CP (SDFFCQX2)		0.00	4.02	r	
library hold time		-0.48	3.54		
data required time			3.54		
-----					
data required time			3.54		
data arrival time			-5.57		
-----					
slack (MET)			2.03		

# Administrivia

- Midterm 2 on Wednesday!
  - Covers material up to last Wednesday (adders)
  - One-page cheat sheet
  - Review session tomorrow
- Lecture 16 recorded
- Homework posted on Friday
  - No new homework this week
- No lecture on Monday (Veterans' Day)




# Latch-Based Timing





# Latch-Based Timing

- Is there a possible problem in this path?



# Latch-Based Timing


- Two clock phases



- Two consecutive latches are never transparent at the same time
  - Conservative

# Latch-Based Timing

- Single clock phase





- Possibility of a race condition
  - Needs timing analysis (EE241 B/EECS251 B)



# Latches


# Cross-Coupled Inverter

- Positive feedback stores the data




# Writing into a Static Latch

Use the clock as a control signal (to break the positive feedback),  
that distinguishes between the transparent and opaque states



Converting into a MUX




Forcing the state (depends on sizing)

# Tri-State Inverter


- Out is Z when Clk=0

- Latch







# Clk-Q Delay



# Setup and Hold Times




(a)



(b)


# Setup-Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup-Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup-Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup-Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)



# Setup-Hold Time Illustrations


## Circuit before clock arrival (Setup-1 case)






# Setup-Hold Time Illustrations

## Hold-1 case




# Setup-Hold Time Illustrations

## Hold-1 case




# Setup-Hold Time Illustrations

## Hold-1 case




# Setup-Hold Time Illustrations

## Hold-1 case



# Setup-Hold Time Illustrations

## Hold-1 case







# Flip-Flops

# Types of Flip-Flops

Latch Pair  
(Master-Slave)




Pulse-Triggered Latch






# Transmission Gate Flip-Flop

- Two back-to-back latches




## Aside: Inverter Fork

- Often found in flip-flops: equalize  $C_k$ ,  $C_{kb}$  delays



# Clk-Q, Setup and Hold Times



## Review

- Timing analysis for early and late signal arrivals
- Flip-flop-based pipelines are a lot easier to analyze than latch-based ones
- Latches are based on positive feedback
- Clk-Q delay calculated similarly to combinational logic
- Setup, hold defined as D-Clk times that correspond to Clk-Q delay increases
- Flip-flop is typically a latch pair