Discussion 7

Pipelining, hazards and FPGA

Pipeline hazards

Structural Hazard

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
- Solution: Stalling newer instruction, or adding more hardware


Data Hazard:

- An instruction may depend on a data value produced by an earlier instruction
- Control Hazard (branches, exceptions)
 - An instruction may depend on the next instruction's address


Structural hazard

- Memory access
 - Register files have multiple ports (2 read, 1 write)
 - Separate instruction memory and data memory

Data Hazard




Data Hazard




Time	x1 <- x0 + 10	x4 <- x1 + 3	x5 <- x1 + 5
tO	IF		
t1	ID	IF	
t2	EX	ID	IF
t3	MA	?	ID
t4	WB		?
t5			
t6			
t7			

Data Hazard: Stalling




Data hazard: stalling




Assume register file can be written and read at the same time

Time	x1 <- x0 + 10	x4 <- x1 + 3	x5 <- x1 + 5
tO	IF		
t1	ID	IF	
t2	EX	ID	IF
t3	MA	ID	IF
t4	WB	ID	IF
t5		EX	ID
t6		MA	EX
t7		WB	MA

Data Hazard: forwarding




Data Hazard: forwarding




Time	x1 <- x0 + 10	x4 <- x1 + 3	x5 <- x1 + 5
t0	IF		
t1	ID	IF	
t2	EX	ID	IF
t3	MA	EX	ID
t4	WB	MA	EX
t5		WB	MA
t6			WB
t7			

Control Hazard: jump




Example



Automatically fetched into pipeline, need to kill it

Control Hazard: conditional branch




Example

096	ADD
100	BEQ x1, x2, 200
104	ADD
108	ADD
112	ADD

1. Draw the datapath that would eliminate data hazards for a 3-stage pipeline

1. Draw the datapath that would eliminate data hazards for a 3-stage pipeline




2. Write verilog code to describe the control logic you drew above


2. Write verilog code to describe the control logic you drew above

```
assign fwd1=(wa == rs1) && (wa != 0)
```


assign fwd2=(wa==rs2) && (wa != 0)


Shown below is a portion of a prototype design for a pipelined CPU's datapath that uses a register file with **synchronous reads and writes**. However, even ignoring any potential data hazards, this design does not function corretly - in particular, register type instructions. Explain what the error is caused by and add any extra components necessary to correct the design.





Now this register file has synchronous writes with asynchronous reads. Add appropriate forwarding to eliminate all data hazards.





LUT

- LUT is short for "Look Up Table"
- The number of rows in the table is 2^N where N = number of input bits
- There is 1 row for every possible input combination
 - If you view the inputs as a single multiple bit wide wire, you can think of it as specifying an address in the LUT
- The designer determines what the output will be for each row of the table

Implementing functions with LUTs

- You can view the entries of an N-input LUT as being entries in a truth table for an N-input combinational logic block
- Since the LUT contains a row for every possible combination of inputs, we can implement any combination function by specifying the output values for each row in the table.

What function is this?

- This outputs 1 only when exactly 1 of A, B and C are true
- A&(~B)&(~C) | (~A)&B&(~C) |(~A)&(~B)&C

	С	В	А	Out
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	0

Building larger LUTs

- The bottom half of the table looks like a repeat of the top half of the table except
 - The top half of the table is when d is 0, the bottom half is when d is 1
 - The top and bottom halves of the table have different outputs.

d	С	b	а	out
0	0	0	0	01
0	0	0	1	02
0	0	1	0	03
0	0	1	1	04
0	1	0	0	0 ₅
0	1	0	1	06
0	1	1	0	07
0	1	1	1	08
1	0	0	0	0 9
1	0	0	1	O ₁₀
1	0	1	0	O ₁₁
1	0	1	1	O ₁₂
1	1	0	0	O ₁₃
1	1	0	1	O ₁₄
1	1	1	0	O ₁₅
1	1	1	1	O ₁₆

Let's split the table

d	С	b	а	out
0	0	0	0	01
0	0	0	1	02
0	0	1	0	03
0	0	1	1	04
0	1	0	0	o ₅
0	1	0	1	o ₆
0	1	1	0	07
0	1	1	1	08
1	0	0	0	09
1	0	0	1	o ₁₀
1	0	1	0	O ₁₁
1	0	1	1	O ₁₂
1	1	0	0	O ₁₃
1	1	0	1	O ₁₄
1	1	1	0	O ₁₅
1	1	1	1	o ₁₆



WHEH a is o.				
С	b	а	out	
0	0	0	01	
0	0	1	02	
0	1	0	03	
0	1	1	04	
1	0	0	05	
1	0	1	06	
1	1	0	07	
1	1	1	08	
	0 0 0 0 1 1	c b 0 0 0 0 0 1 1 0 1 0 1 1	c b a 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 0 1 1 0 0	

When d is 1:

C	b	а	out
0	0	0	0 9
0	0	1	O ₁₀
0	1	0	O ₁₁
0	1	1	O ₁₂
1	0	0	O ₁₃
1	0	1	O ₁₄
1	1	0	O ₁₅
1	1	1	O ₁₆

Select which table to use

