Homework 4 DI las add XI, Xz, X3 0000000 00011 00010 000 00001 0110011 (b) addi X1, X2, 100 00000 0000 0000 0000 00000 000011 (c) 1b X1, 4(XZ) (d) beg x6, x8, 1024 0 000000 0/000 00110 000 0000/ 1/0001/ P2 a) X1=100, X2=100, X3=200 b) X0=0, X1=100 c) 0xdead = -8531; 0xbeef = -16657; 0x1024 = 4132 XI = oxdead, XZ = oxbeef, X4 = oxdead. d) X1=-1, XZ=1, X3=100 e) X1=0 + X2=8, PC=20 + X3=24, PC=8+ X1=100+ X1=300+Aup X1=300, XZ=8, X3 = Z4. P3 a) nop: addi xo, xo, o b) mird, rs: addird, rs, o c) li rd, imm: lui rd, imm[3]:12] addird, rd, immi] elli rdird, 5'diz addi rd, rd, imm [11:0] d) begt rs, imm beg rs, xo, imm e) jimm: jal XD, imm f) byt rs1, rs2, imm: blt rs2, rs1, imm

```
P4 a)
                                      JALR
         NBSel.
                            Jale (1100111)
addi(00/0011) aupe (0010111)
   pc+4 10 Jal (1101111)
   alu Oli add (oilooil)
   Mem 00 1 [w (0000011)
    sigtio]
     assign signi] = (opcode == JAL) 11 copcode == JALR)
     assign sig [o] = (opcode = = OP- FP) [[(opcode = = OP- IMM)][(opcode = = AUIPC)
        b) MemRW, O=read, 1= write
        0. ald (0110011) addi (00/0011) [W (0000011)
        1: SW (0/00011)
     assign sig = (opcode = = STORE)
        c) PCSel
PC+4 0: add(0110011) ; add (0010011) ; [w(0000011); sw(0/00011)
 alu 1: beg (1100011) ijal (1101111) ijalr (1100111)
        DSSign Sig = (opcode = = BRANCH) | (opcode = = JALR) | (opcode = = JAL)
      d) B Sel
    0: add(01/0011)
VB2
 addi (00/0011); [w (0000011); Sw (0/00011); beg (1/00011); -...
       assign sig = lopcode! != OP-FP)
```

```
module load_decoder(
    input [31:0] addr,
    input [31:0] raw_data,
    input lb, lbu, lh, lhu, lw,
output [31:0] wb_data
);
    reg [31:0] data;
    assign wb_data = data;
    always @(*) begin
        case ({lb, lbu, lh, lhu, lw})
            5'b10000: data = $signed(raw_data[7:0]);
             5'b01000: data = $unsigned(raw_data[7:0]);
             5'b00100: data = $signed(raw_data[15:0]);
             5'b00010: data = $unsigned(raw_data[15:0]);
             5'b00001: data = raw_data;
             default: data = 32'b\overline{0};
        endcase
    end
```

endmodule


```
module load_decoder_testbench();
    reg [31:0] addr;
    reg [31:0] raw_data;
    reg lb, lbu, l\overline{h}, lhu, lw;
    wire [31:0] wb_data;
    initial raw_data = 32'b1000000000000001000000010000000;
    initial lb = 1'b0;
    initial lbu = 1'b0;
    initial lh = 1'b0;
    initial lhu = 1'b0;
    initial lw = 1'b0;
    load_decoder dut(
        .addr(addr),
        .raw_data(raw_data),
        .lb(lb),
        .lbu(lbu),
        .lh(lh),
        .lhu(lhu),
        .lw(lw)
    );
    initial begin
        $dumpfile("load_decoder_testbench.vcd");
        $dumpvars(0, load_decoder_testbench);
        lb = 1'b1;
        #100;
        lb = 1'b0;
        lbu = 1'b1;
        #100;
        lbu = 1'b0;
        lh = 1'b1;
        #100;
        lh = 1'b0;
        lhu = 1'b1;
        #100;
        lhu = 1'b0;
        lw = 1'b1;
        #100;
        lw = 1'b0;
        $finish();
    end
endmodule
```

```
`define ALU ADD 0
`define ALU ADDW <mark>1</mark>
define ALU SUB 2
define ALU SUBW 3
`define ALU_SLL 4
`define ALU_SLLW 5
`define ALU_SRA 6
`define ALU_SRAW 7
module rv64_alu(
    input [\overline{63}:0] a,
    input [63:0] b,
    input [2:0] op, // op can be any of values`define'd above
    output [63:0] c
);
    reg [63:0] out;
    assign c = out;
    always @(*) begin
         case (op)
             3'd0: out = $signed(a) + $signed(b);
             3'd1: out = $signed(a[31:0]) + $signed(b[31:0]);
             3'd2: out = $signed(a) - $signed(b);
3'd3: out = $signed(a[31:0]) - $signed(b[31:0]);
             3'd4: out = $unsigned(a) << b;
             3'd5: out = $signed($unsigned(a[31:0]) << b);
             3'd6: out = $signed(a) >> b;
             3'd7: out = $signed(a) >> b;
             default: out = 64'b0;
         endcase
    end
```


endmodule

```
module rv64_alu_testbench();
    reg [63:0] a;
    reg [63:0] b;
    reg [2:0] op;
    wire [63:0] c;
    initial a = 64'b0;
    initial b = 64'b0;
    initial op = 3'b0;
    rv64_alu dut(
        .a(a),
         .b(b),
         .op(op),
         .c(c)
    );
    initial begin
        $dumpfile("rv64_alu_testbench.vcd");
        $dumpvars(0, rv64_alu_testbench);
        #100;
        a = 64'h210000000;
        b = 64'h100000000;
        op = 3'd0;
        #100;
        op = 3'd1;
        #<mark>100</mark>;
        op = 3'd2;
        #100;
        op = 3'd3;
        #100;
        op = 3'd4;
        #<mark>100</mark>;
        op = 3'd5;
        #100;
        op = 3'd6;
        #100;
        op = 3'd7;
        #100;
        op = 3'd0;
        $finish();
    end
```

endmodule



Above: problem 5 waveform.



Above: problem 6 waveform.