
## **EECS151: Introduction to Digital Design and ICs**

# Lecture 8 – RISC-V Datapath and Control Bora Nikolić and Sophia Shao

Dual-Core RISC-V 64Bit K210 Al Board – Kendryte KD233

The Kendryte K210 is a system-on-chip (SoC) that integrates machine vision and machine hearing. Using TSMC's ultra-low-power 28-nm advanced process with dual-core 64-bit processors for better power efficiency, stability and reliability.

https://www.analoglamb.com/product/dual-core-risc-v-64bit-k210-ai-board-kendryte-kd233/



Nikolić, Shao Fall 2019 © UCB



### Review

- State machines:
  - Specify circuit function
  - Draw state transition diagram
  - Write down symbolic state-transition table
  - Assign encodings (bit patterns) to symbolic states
  - Code as Verilog behavioral description
- RISC-V processor
  - A large state machine
  - Datapath + control
  - Reviewed R-format instructions

### Implementing other R-Format instructions

000000	rs2	rs1	000	rd	0110011
0100000	rs2	rs1	000	rd	0110011
000000	rs2	rs1	001	rd	0110011
000000	rs2	rs1	010	rd	0110011
000000	rs2	rs1	011	rd	0110011
000000	rs2	rs1	100	rd	0110011
000000	rs2	rs1	101	rd	0110011
0100000	rs2	rs1	101	rd	0110011
000000	rs2	rs1	110	rd	0110011
000000	rs2	rs1	111	rd	0110011

All implemented by decoding funct3 and funct7 fields and selecting
 appropriate ALU function

sll slt sltu xor srl sra or and

add

sub

### Instruction Encoding

- Instructions are encoded to simplify logic
  - sub and sra differ in Inst[30] from add and srl
- RV64I widens registers (XLEN=64)
- Additional instructions manipulate 32-bit values, identified by a suffix W
  - ADDW, SUBW
  - RV64I opcode field for 'W' instructions is 0111011 (0110011 for RV32I)

000000	rs2	rs1	000	rd	0111011
000000	rs2	rs1	000	rd	0110011

addwadd add

32b

64b

### **I-Format Instruction Layout**



- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining fields (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range  $[-2048_{ten}, +2047_{ten}]$
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- Other instructions handle immediates > 12 bits

### All RV32 I-format Arithmetic Instructions

imm[11:0]		000	rd	0010011	
1:0]	rs1	010	rd	0010011	
1:0]	rs1	011	rd	0010011	
imm[11:0]		100	rd	0010011	
imm[11:0]		110	rd	0010011	
1:0]	rs1	111	rd	0010011	
shamt	rs1	001	rd	0010011	
shamt	rs1	101	rd	0010011	
shamt	rs1	101	rd	0010011	]
	1:0] 1:0] 1:0] 1:0] 1:0] shamt	1:0] rs1 1:0] rs1 1:0] rs1 1:0] rs1 1:0] rs1 1:0] rs1 shamt rs1 shamt rs1	1:0]     rs1     010       1:0]     rs1     011       1:0]     rs1     100       1:0]     rs1     110       1:0]     rs1     111       shamt     rs1     001       shamt     rs1     101	1:0]     rs1     010     rd       1:0]     rs1     011     rd       1:0]     rs1     100     rd       1:0]     rs1     110     rd       1:0]     rs1     111     rd       shamt     rs1     001     rd       shamt     rs1     101     rd	1:0]     rs1     010     rd     0010011       1:0]     rs1     011     rd     0010011       1:0]     rs1     100     rd     0010011       1:0]     rs1     110     rd     0010011       1:0]     rs1     111     rd     0010011       shamt     rs1     001     rd     0010011       shamt     rs1     101     rd     0010011

The same Inst[30] immediate bit is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

addi slti sltiu xori ori andi slli srli srai

### Implementing I-Format - addi instruction


•RISC-V Assembly Instruction — add immediate:

addi x15, x1, -50


31		20	19 15	14	12 11	7 6	0
	imm[11:0]		rs1	funct3	rd	oi	ocode
	12		5	3	5		7

imm=-50	rs1=1	add		OP-Imm
111111001110	00001	000	01111	0010011


### Datapath for add/sub



### Adding addi to Datapath




### Adding addi to Datapath



EECS151/251A L08 RISC-V

10

### **I-Format immediates**



• High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])


- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])
- Sign extension often in critical path

Gen | Imm. | Imm


inst[31:20]

imm[31:0]

### R+I Datapath



### Load Instructions are also I-Type




- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
  - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd

### Add lw to Datapath

RISC-V Assembly Instruction (I-type):

lw x14, 8(x2)



- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
  - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd

#### Adding 1w to Datapath +4 Add DataD Inst[11:7] AddrD Reg[rs1] addr Inst[19:15] DataR pc+4 AddrA DataA alu inst mem addr Inst[24:20] Reg[rs2] **AddrB** ALU DataB **IMEM DMEM** Reg[] Inst clk clk [31:20] Imm. Imm[31:0] Gen **Bsel ALUSel MemRW WBSel** Inst[31:0] RegWEn **ImmSel** =1 =Add=Read =0 =1 =1 **Control logic** EECS151/251A L08 RISC-V

### All RV32 Load Instructions


imm[11:0]	rs1	000	rd	0000011
imm[11:0]	rs1	001	rd	0000011
imm[11:0]	rs1	010	rd	0000011
imm[11:0]	rs1	100	rd	0000011
imm[11:0]	rs1	101	rd	0000011

lb lw lbu lhu

funct3 field encodes size and 'signedness' of load data

- Supporting the narrower loads requires additional logic to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.
  - It is just a mux for load extend, similar to sign extension for immediates

### S-Format Used for Stores



- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, no rd!
- PRISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions keep rs 1/rs2 fields in same place
  - register names more critical than immediate bits in hardware design

### Adding SW Instruction

sw: Reads two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!

31 sw x14 25	8 (x2) 24 20	19 15	14 12	2 11	7 6	0
Imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	
7	5	5	3	5	7	
offset[11:5]	] src	base	width	offset[4:	0] STORE	
0000000	01110	00010	010	01000	0100011	
offset[11:5	] rs2=14	rs1=2	SW	offset[4	:0] STOR	E
<b>&gt; =0</b> =8						
	000000 01000 combined 12-bit offset = 8					

#### Datapath with 1w +4 Add DataD Inst[11:7] AddrD Reg[rs1] addr Inst[19:15] pc+4 DataR рс AddrA DataA alu inst mem addr Reg[rs2] Inst[24:20] AddrB ALU DataB **IMEM DMEM** Reg[] Inst clk clk [31:20] Imm. Imm[31:0] Gen **BSel ALUSel WBSel** Inst[31:0] MemRW **ImmSel** RegWEn **Control logic** EECS151/251A L08 RISC-V

#### Adding SW to Datapath +4 Add DataD Inst[11:7] wb AddrD Reg[rs1] addr Inst[19:15] pc+4 **DataR** DataA alu inst AddrA mem addr Inst[24:20] Reg[rs2] **AddrB** ALU DataB **DataW IMEM DMEM** Reg[] Inst clk clk [31:7] lmm. Imm[31:0] Gen **Bsel MemRW ALUSel WBSel** Inst[31:0] **ImmSel** RegWEn =1 =Write =Add =\* **=**S =0 **Control logic** (\*=Don't care) EECS151/251A L08 RISC-V

### All RV32 Store Instructions

Imm[11:5]	rs2	rs1	000	imm[4:0]	0100011
Imm[11:5]	rs2	rs1	001	imm[4:0]	0100011
Imm[11:5]	rs2	rs1	010	imm[4:0]	0100011

width


sb

sh

SW

Store byte, halfword, word

### I+S Immediate Generation



- Just need a 5-bit mux to select between two positions where low five bits of immediate can reside in instruction
- Other bits in immediate are wired to fixed positions in instruction

### Administrivia

- Midterm 1: October 2, in class
  - Covers material up to today
  - One double-sided page of hand-written notes
  - Review session on Monday
- Midterm 2: November 6

### **B-Format - RISC-V Conditional Branches**


- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

### RISC-V Feature, n×16-bit instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in length
- To enable this, RISC-V scales the branch offset by 2 bytes even when there are no 16-bit instructions
- Reduces branch reach by half and means that  $\frac{1}{2}$  of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- $^{ullet}$  RISC-V conditional branches can only reach  $\pm~2^{10}$  imes~32-bit instructions on either side of PC

### **RISC-V Branch Immediates**

- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- RISC-V approach: keep 11 immediate bits in fixed position in output value, and rotate LSB of Sformat to be bit 12 of B-format



Only one bit changes position between S and B, so only need a single-bit 2-way mux

### **RISC-V** Immediate Encoding

Instruction encodings, inst[31:0]

31 30 25	24 20	19 15	14 12	2 11 8 7	6 0		
funct7	rs2	rs1	funct3	rd	opcode	R-type	
imm[11	L:0]	rs1	funct3	rd	opcode	I-type	
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type	
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type	
32-bit immediates produced, imm[31:0]							
31 25	24 12	11 10	5	4 1	0	_	
-i:	nst[31]-	in	st[30:25]	inst[24:21]	inst[20]	l-imm.	

-inst[31]- inst[30:25] inst[11:8] inst[7] S-imm.

-inst[31]- inst[7] inst[30:25] inst[11:8] 0 B-imm.

Upper bits sign-extended from inst[31] always

Only bit 7 of instruction changes role in immediate between S and B

### Branch Example, complete encoding

beq x19,x10, offset = 16 bytes 13-bit immediate, imm[12:0], with value 16

0 00000 01010 10011 000 1000 0 1100011

imm[10:5] rs2=10 rs1=19 BEQ imm[4:1]

BRANCH

### Implementing Branches


```
      31
      30
      25
      24
      20 19
      15 14
      12 11
      8
      7
      6
      0

      imm[12]
      imm[10:5]
      rs2
      rs1
      funct3
      imm[4:1]
      imm[11]
      opcode

      1
      6
      5
      5
      3
      4
      1
      7

      offset[12|10:5]
      rs2
      rs1
      funct3
      offset[4:1|11]
      BRANCH
```


- $\bullet$  B-format is mostly same as S-format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)




### To Add Branches

Different change to the state:

- Six branch instructions: BEQ, BNE, BLT, BGE, BLTU, BGEU
- Need to compute PC + immediate and to compare values of rs1
   and rs2
  - Need another add/sub unit



### **Branch Comparator**



- •BrEq = 1, if A=B
- •BrLT = 1, if A < B
- •BrUn = 1 selects unsigned comparison for BrLT, 0=signed

•BGE branch: A >= B, if  $\overline{A < B}$ 

### All RISC-V Branch Instructions

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011


BEQ BNE BLT BGE BLTU BGEU

### Peer Instruction

- 1) We should use the main ALU to evaluate branches in order to save some gates in small cores
- 2) Program counter is a register
- 3) The ALU is a sequential element

```
123
FFF
FFT
FTF
TFF
TFT
TTF
```

### J-Format for Jump Instructions



- JAL saves PC+4 in register rd (the return address)
  - Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within  $\pm 2^{19}$  locations, 2 bytes apart
  - $\pm 2^{18}$  32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

### JALR Instruction (I-Format)

31		20 19	15	14	12	11 7	6 0
Ò	imm[11:0]		rs1	func3		rd	opcode
	12		5	3	_	5	7
	offset[11:0]	ŀ	oase	0		dest	JALR

- JALR rd, rs, immediate
  - Writes PC+4 to rd (return address)
  - Sets PC = rs1 + immediate (and sets the LSB to 0)
  - Uses same immediates as arithmetic and loads
    - no multiplication by 2 bytes
    - In contrast to branches and JAL


Otherwise, we would have yet another new encoding

# Let's Add JALR (I-Format)


31		20 19	15 14		12	11	7 6	0
	imm[11:0]	rs1	,	func3		rd	O	pcode
	12	5		3		5		7
	offset[11:0]	base	9	0		dest		JALR

- JALR rd, rs, immediate
- Two changes to the state
  - Writes PC+4 to rd (return address)
  - Sets PC = rs + immediate
  - Uses same immediates as arithmetic and loads
    - no multiplication by 2 bytes
    - LSB is ignored

#### Datapath So Far, with Branches +4 -Add DataD Reg[rs1] Inst[11:7] AddrD addr Inst[19:15] DataR рс pc+4 **DataA** alu inst AddrA Branch mem addr Inst[24:20] Comp **AddrB** ALU DataB **DataW IMEM DMEM** Reg [] Inst Reg[rs2] clk [31:20] Imm. Gen Imm[31:0] **Bsel MemRW ALUSel WBSel PCSel BrLT** Inst[31:0] BrUn **ImmSel** RegWEn **BrEq** Asel **Control logic** EECS151/251A L08 RISC-V




### Adding JAL




- JAL saves PC+4 in register rd (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within  $\pm 2^{19}$  locations, 2 bytes apart
  - ±2<sup>18</sup> 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost


#### Datapath with JALR +4 -Add pc+4 DataD Reg[rs1] Inst[11:7] AddrD addr Inst[19:15] DataR pc+4 **DataA** alu inst AddrA Branch mem addr Inst[24:20] Comp **AddrB** ALU DataB DataW **IMEM DMEM** Reg [] Inst Reg[rs2] clk [31:20] Imm. Gen Imm[31:0] **Bsel ALUSel MemRW WBSel PCSel BrLT** Inst[31:0] **ImmSel** BrUn RegWEn Asel **Control logic** BrEq EECS151/251A L08 RISC-V



## U-Format for "Upper Immediate" Instructions



- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
  - LUI Load Upper Immediate
  - AUIPC Add Upper Immediate to PC



#### Implementing AUIPC +4 -Add pc+4 рс wb DataD Reg[rs1] Inst[11:7] AddrD addr Inst[19:15] DataR αlυ pc+4 **DataA** inst AddrA Branch mem addr Inst[24:20] Comp **AddrB** ALU DataB DataW **IMEM DMEM** Reg[] Inst Reg[rs2] clk clk [31:7] Imm. Gen Imm[31:0] Bsel=1 **ALUSel MemRW WBSel PCSel** Inst[31:0] **ImmSel BrLT** RegWEn **BrUn** =Add=0 =1 =pc+4=U =1 Asel=1 BrEq=\* **Control logic** EECS151/251A L08 RISC-V

#### Complete RV32I Datapath! +4 -Add pc+4 wb рс alu DataD Reg[rs1] alu Inst[11:7] (ID), AddrD addr Inst[19:15] **DataR DataA** alu pc+4 inst AddrA Branch addr Inst[24:20] Comp **AddrB** ALU DataB mem DataW **IMEM DMEM** Reg [] Inst Reg[rs2] clk [31:7] Imm. Gen Imm[31:0] **Bsel** LdU **MemRW WBSel ALUSel PCSel** Inst[31:0] BrUn **BrLT ImmSel** RegWEn Asel **Control logic** BrEq

# Recap: Complete RV32I ISA

	imm[31:12]	rd	0110111	LUI		
	imm[31:12]	rd	0010111	AUIPC		
imr	n[20 10:1 11 19]	rd	1101111	$_{ m JAL}$		
imm[11:0	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0	0]	rs1	000	rd	0000011	LB
imm[11:0	rs1	001	rd	0000011	LH	
imm[11:0	rs1	010	rd	0000011	LW	
imm[11:0	rs1	100	rd	0000011	LBU	
imm[11:0	rs1	101	rd	0000011	LHU	
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0	_	rs1	000	rd	0010011	ADDI
imm[11:0	rs1	010	rd	0010011	SLTI	
imm[11:0	4	rs1	011	rd	0010011	SLTIU
imm[11:0	_	rs1	100	rd	0010011	XORI
imm[11:0	,	rs1	110	rd	0010011	ORI
imm[11:0	0]	rs1	111	rd	0010011	ANDI

		_	1			<u> </u>		450.00
	0000000		shamt	rs1	001	rd	0010011	SLLI
	0000000		shamt	rs1	101	rd	0010011	SRLI
	0100000		shamt	rs1	101	rd	0010011	SRAI
	0000000		rs2	rs1	000	rd	0110011	ADD
	0100000		rs2	rs1	000	rd	0110011	SUB
	0000000		rs2	rs1	001	rd	0110011	$\operatorname{SLL}$
	0000000		rs2	rs1	010	rd	0110011	SLT
	0000000		rs2	rs1	011	rd	0110011	SLTU
	0000000		rs2	rs1	100	rd	0110011	XOR
	0000000		rs2	rs1	101	rd	0110011	$\operatorname{SRL}$
	0100000		rs2	rs1	101	rd	0110011	SRA
	0000000		rs2	rs1	110	rd	0110011	OR
	0000000		rs2	rs1	111	rd	0110011	AND
Г	0000 I	red	succ	00000	000	00000	0001111	FENCE
	0000 0	000	_ 0000	ooooo Cariefi	001	00000	0001111	FENCE
	0000000	0000	othe i	<b>Copic</b> i	260	) (196 <del>6</del>	\$17,0011	ECALL
	0000 0000 0000 00000000000000000000000			00000	000	00000	1110011	EBREA
	csr			rs1	001	rd	1110011	CSRRW
	an	nore,	but r	need	ded to	1110011	CSRRS	
	CSI			191	011	ra	1110011	CSRRC
	csr			zimm	101	rd	1110011	CSRRW
	CS	actio	Czmri C	10 V	vare	1110011	CSRRSI	
	CS			zimm	111	rd	1110011	CSRRC
								-


- RV32I has 47 instructions
- 37 instructions are enough to run any C program

# Summary of RISC-V Instruction Formats

31 30 25 2	24 21 20	19 15	14 12	2 11 8 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11	:0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
	imm[3	rd	opcode	U-type		
imm[20 10:1	1 11]]	rd	opcode	J-type		

# Control and Status Registers (CSRs)

4096 CSRs in a separate address space



- csrrw reads the old value of CSR, zero-extends and writes to rd
- Initial value of rs1 is written to CSR
- Pseudo-instructions: csrr, csrw (csrrw x0, csr, rs1)

EECS151/251A L08 RISC-V

#### Add the csrrw! +4 -Add pc+4 wb рс alu DataD Reg[rs1] alu Inst[11:7] AddrD addr Inst[19:15] **DataR** pc+4 **DataA** alu inst AddrA Branch addr Inst[24:20] Comp **AddrB** ALU DataB mem DataW **IMEM DMEM** Reg [] Inst Reg[rs2] clk [31:7] Imm. CSRs \_ Gen Imm[31:0] **Bsel MemRW** LdU **ALUSel WBSel PCSel** Inst[31:0] BrUn **BrLT ImmSel** RegWEn Asel **Control logic** BrEq

## Summary

- We have covered the implementation of the base ISA for RV32I
- Implementation suggested is straightforward, yet there are modalities in how to implement it well at gate level.
- Still need control
- Single-cycle datapath is slow need to pipeline it

EECS151/251A L08 RISC-V