





DRAWN BY WJT		DATE 8/10/90		 COMMODORE	
CKT ENGINEER R. RAIBLE					
CKT APPROVAL R. RAIBLE				LISA LOGIC display chip for FECS	
SHEET BPBIT		PARENT BPLANE			
DRW NO. 0000		SIZE D	PART # 4203		R0
LAST CHANGE: mod. invs(2) to wkinv			SHEET 1 OF 1		