




DRAWN BY BJT		DATE 4/24/90		 COMMODORE	
CKT ENGINEER R. RAIBLE					
CKT APPROVAL R. RAIBLE				LISA LOGIC display chip for FECS	
SHEET CDEC		PARENT RAM			
DRW NO. 0000		SIZE D	PART # 4203		
LAST CHANGE:			SCHEMATIC ENTRY		SHEET 1 OF 1