




DRAWN BY BJT		DATE 4/24/90		 COMMODORE		
CKT ENGINEER R. RAIBLE						
CKT APPROVAL R. RAIBLE				LISA LOGIC display chip for FECS		
SHEET CP0E4		PARENT RAM				
DRW NO. 0000		SIZE D				
LAST CHANGE				SCHEMATIC ENTRY		
				SHEET 1 OF 1		