




DRAWN BY BJT	DATE 4/24/90	 COMMODORE		
CKT ENGINEER R. RAIBLE				
CKT APPROVAL R. RAIBLE		LISA LOGIC display chip for FECS		
SHEET VAC4	PARENT RAM	SIZE D	PART # 4203	R0
DRW NO. 0000				
LAST CHANGE: SCHEMATIC ENTRY			SHEET 1 OF 1	