




DRAWN BY WJT	DATE 7/26/90	COMMODORE		
CKT ENGINEER R. RAIBLE				
CKT APPROVAL R. RAIBLE		LISA LOGIC display chip for FECS		
SHEET SPCLK	PARENT SPRITE	SIZE D	PART # 4203	R0
DRW NO. 0000	LAST CHANGE ¹ MOVED DLY CELLS TO HORIZ			SHEET 1 OF 1