mck28I
mck28I_
SPPRIO
mspprio_
mspprio
sampbp
sampbp_
update_
update
dupd
rnb_
dsp
newbase
snb_
dnbase
hc00_
sppribr
ubase_
Eliminated half-clock delay in ubase_
hc00
hcon0
hcon0_
hcon1
hcon1_
dupd
newrd_
hc10d_
newgd_
hc11d_
newbd_
hc01d_
RED
GREEN
BLUE
oldubase_
newxd
Added hc00_ signal,
Modified NAND sizes to 10:8
BASE
Spare inverters
Spare1
Spare2
hc00
hc00_
BLUE
hc01
hc01d_
RED
hc10
hc10d_
GREEN
hc11
hc11d_
pupd2
pupd1
pupd0
hc00_
SPPRIO
hc10
hc11
hc01
hc00
rnew_
snewr_
snewg_
snewb_
snewx_
rnewx_
mck28I_
mck28I
newxd_
newxd
newrd_
newr
newgd_
newg
newbd_
newb
UPD(2)
UPD(1)
UPD(0)
C28I
mck28I_
mck28I
R1: fixed clock generator sizes from 20:8(4x).
Changed xgate sizes from 4:4 to 8:4
R2---3/11/92
hcon0
hcon0_
hcon1
hcon1_
NOHAM
NOHAM_
HAM_
SHAM_
HAM
SHAM
BPA(7:0)
SPRA(7:0)
hbpa0
hbpa1
hbpa2
hbpa3
hbpa4
hbpa5
hbpa6
hbpa7
VAD(7:0)
hc01
BLUE
hc11
GREEN
hc10
RED
MOD(0)
MOD(1)
MOD(2)

DRAWN BY RJR	DATE 3/11/92	COMMODORE	
DKT ENGINEER R RAIBLE		LISA LOGIC DISPLAY CHIP FOR FECS	
DKT APPROVAL BOB RAIBLE			
SHEET VMUX	PARENT TOP	SIZE D	PART # 4203 R2
DFR NO. 9999		LAST CHANGE- reduced delay in worst speed paths	SHEET 1 OF 1