<u>DIGITAL CIRCUITS LAB</u>

EXP-9 Traffic Controller

In this lab, we used dataflow & behavioural modeling.

October 17,2024

~Dev Arora 23B1271

Pen-Paper Design:

Clock Source Frequency	FPGA Pin no.
1 Hz CLK	55
50 MHz CLK	26
Ext CLK	27
10 MHz CLK	29

Figure 2: Pin-mapping for on-board Clock Sources


Switch	FPGA Pin no.	LED	FPGA Pin no.
SW 8	47	LED 8	60
SW 7	46	LED 7	59
SW 6	45	LED 6	58
SW 5	44	LED 5	57
SW 4	43	LED 4	56
SW 3	41	LED 3	54
SW 2	39	LED 2	52
SW 1	38	LED 1	50

Figure 3: Pin-mapping for on-board Switches and LED's


Signal Value	North_1	North_0
RED = 0; $YELLOW = 0$; $GREEN = 1$;	0	1
RED = 0; $YELLOW = 1$; $GREEN = 0$;	1	0
RED = 1; $YELLOW = 0$; $GREEN = 0$;	1	1


```
North\_1 \implies LED[1] North\_0 \implies LED[0] East\_1 \implies LED[3] East\_0 \implies LED[2] South\_1 \implies LED[5] South\_0 \implies LED[4] West\_1 \implies LED[7] West\_0 \implies LED[6]
```

Direction	t=0s	t=5s	t=6s	t=11s	t=12s	t=17s	t=18s	t=23s
North	GREEN	YELLOW	RED	RED	RED	RED	RED	YELLOW
East	RED	YELLOW	GREEN	YELLOW	RED	RED	RED	RED
South	RED	RED	RED	YELLOW	GREEN	YELLOW	RED	RED
West	RED	RED	RED	RED	RED	YELLOW	GREEN	YELLOW



Netlists & Simulation Wave:







Testing Terminal:

```
jtag> cable ft2232
Connected to libftd2xx driver.
jtag> _
```

XEN10 Board Images:









n this experiment, we successfully implemented a traffic signal simulation using inbu ED on XEN10 board.	uilt