

Pen Paper Designs:


8/8/24

(I) Designing circuits using universal NAND gate.

PROBLEM SET-1

TRUTH TABLE


(i) AND GATE ($A \cdot B$)



A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1

(2 NAND gates required)


(ii) OR GATE ($A + B$)



A	B	Z
0	0	0
0	1	1
1	0	1
1	1	1

(3 NAND gates required)

(iii) XOR GATE ($\bar{A}B + A\bar{B}$)




A	B	Z
0	0	0
0	1	1
1	0	1
1	1	0

(4 NAND gates Required)

(iv.) Half Adder $S = A \oplus B$
 $C = A \cdot B$


A	B	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



(1 XOR + 1 AND GATES
 $= 4 \text{ NAND} + 2 \text{ NAND} = 6 \text{ NAND}$
 Gates required.)

(v) Full Adder:-



A	B	C	Carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1





full

NETLISTS & SIMULATIONS-



OR GATE:





AND GATE:



XOR GATE:



HALF ADDER:



FULL ADDER:

