<u>DIGITAL CIRCUITS LAB</u>

EXP-8 Clock_LED_Divider

In this lab, we used dataflow & behavioural modeling.

October 10,2024

~Dev Arora 23B1271


Pen-Paper Design:

Clock Source Frequency	FPGA Pin no.
1 Hz CLK	55
50 MHz CLK	26
Ext CLK	27
10 MHz CLK	29


Figure 2: Pin-mapping for on-board Clock Sources


Switch	FPGA Pin no.	LED	FPGA Pin no.
SW 8	47	LED 8	60
SW 7	46	LED 7	59
SW 6	45	LED 6	58
SW 5	44	LED 5	57
SW 4	43	LED 4	56
SW 3	41	LED 3	54
SW 2	39	LED 2	52
SW 1	38	LED 1	50


Figure 3: Pin-mapping for on-board Switches and LED's



Netlists & Simulation Wave:










Testing Terminal:


```
jtag> cable ft2232
Connected to libftd2xx driver.
jtag> _
```


XEN10 Board Images:











In this experiment, we successfully implemented a counter using inbuilt LED on XEN10 board.