

DIGITAL CIRCUITS LAB

EXP-9 Traffic Controller

In this lab, we used dataflow & behavioural modeling.

October 17,2024

~Dev Arora
23B1271

Pen-Paper Design:

Clock Source Frequency	FPGA Pin no.
1 Hz CLK	55
50 MHz CLK	26
Ext CLK	27
10 MHz CLK	29

Figure 2: Pin-mapping for on-board Clock Sources

Switch	FPGA Pin no.	LED	FPGA Pin no.
SW 8	47	LED 8	60
SW 7	46	LED 7	59
SW 6	45	LED 6	58
SW 5	44	LED 5	57
SW 4	43	LED 4	56
SW 3	41	LED 3	54
SW 2	39	LED 2	52
SW 1	38	LED 1	50


Figure 3: Pin-mapping for on-board Switches and LED's

Signal Value	North_1	North_0
RED = 0; YELLOW = 0; GREEN = 1;	0	1
RED = 0; YELLOW = 1; GREEN = 0;	1	0
RED = 1; YELLOW = 0; GREEN = 0;	1	1


$North_1 \Rightarrow LED[1]$ $North_0 \Rightarrow LED[0]$
 $East_1 \Rightarrow LED[3]$ $East_0 \Rightarrow LED[2]$
 $South_1 \Rightarrow LED[5]$ $South_0 \Rightarrow LED[4]$
 $West_1 \Rightarrow LED[7]$ $West_0 \Rightarrow LED[6]$

Direction	t=0s	t=5s	t=6s	t=11s	t=12s	t=17s	t=18s	t=23s
North	GREEN	YELLOW	RED	RED	RED	RED	RED	YELLOW
East	RED	YELLOW	GREEN	YELLOW	RED	RED	RED	RED
South	RED	RED	RED	YELLOW	GREEN	YELLOW	RED	RED
West	RED	RED	RED	RED	RED	YELLOW	GREEN	YELLOW

lab-9



Netlists & Simulation Wave:





Testing Terminal:


```
jtag> cable ft2232
Connected to libftd2xx driver.
jtag> _
```


```
jtag> detect
IR length: 10
Chain length: 1
Device Id: 00000011000110000100000011011101 (0x0000000031840DD)
Manufacturer: Altera
Part(0): 10M25SAE144
Stepping: 1
Filename: d:\quartus\quartus\majority_circuit\xen10_files\urjtag_max10\urjtag\data\altera\10m25sae144\10M25SAE144
jtag> _
```

XEN10 Board Images:









In this experiment, we successfully implemented a traffic signal simulation using inbuilt LED on XEN10 board.