

DIGITAL CIRCUITS LAB

EXP-6 Dflipflop

In this lab, we used dataflow modeling instead of structural modeling.

September 26,2024

~Dev Arora
23B1271

Pen-Paper Design:




Figure 1: Sequence Generator

- Determine number of bits required to distinguish the states individually.
- Draw a state diagram to generate the states so that LSB of the states will generate the required sequence.
- Draw a state table consisting of Present State, Next State and D FlipFlop inputs.

Present State(Qn..Q1 Q0)	Next State(N_Qn..N_Q1 N_Q0)	Dn...D1 D0
one state	next state	DFF inputs
—	—	—

82°F

Heavy rain later today

S&P 500

-0.19%

5,722.26

DOW

-0.70%

41,914.75

NASDAQ

+0.04%

18,082.21

Cowboys
GiantsSteelers
Colts

See more in NFL

Light traffic

See more traffic updates

Problem Set

M	T	W	T	F	S	S
Page No.:						YOUVA
Date:						

Q_0	Q_1	Q_2	Q_0^+	Q_1^+	Q_2^+			
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	P_A	P_B	P_C
1	0	0	0	0	0	0	0	0
0	0	0	1	0	1	1	0	1
1	0	1	0	0	1	0	0	1
0	0	1	1	1	0	1	1	0
1	1	0	0	1	0	0	1	0
0	1	0	1	1	1	1	1	1
1	1	1	1	0	0	1	0	0
0	1	1	0	0	0	0	0	1

Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	D_2	D_1	D_0
0	0	1	0	0	0	0	0	0
0	0	0	0	1	1	0	1	1
0	1	1	0	1	0	0	1	0
0	1	0	1	0	1	1	0	1
1	0	1	1	0	0	1	0	0
1	0	0	1	1	1	1	1	1
1	1	1	0	0	1	0	0	1
1	1	0	0	0	1	0	0	1

$D_0 \Rightarrow$

Q_0	$Q_2 Q_1$	$\overline{Q_2} \overline{Q_1}$	$\overline{Q_2} Q_1$	$Q_2 Q_1$	$Q_2 \overline{Q_1}$
$\overline{Q_0}$	1	1	1	1	1
Q_0	0	0	1	1	0

$$D = Q_2 Q_1 + \overline{Q_0}$$

$$D_1 \Rightarrow$$


$a_2 \backslash a_1 a_0$	$\overline{a_1} a_0$	$a_1 a_0$	$a_1 \overline{a_0}$
$\overline{a_2}$	1	0	1
a_2	1	0	0

$$D_1 = a_1 a_0 \overline{a_2} + \overline{a_1} a_0$$

$$D_2 \Rightarrow$$



$a_2 \backslash a_1 \overline{a_0}$	$\overline{a_1} \overline{a_0}$	$\overline{a_1} a_0$	$a_1 \overline{a_0}$	$a_1 a_0$
$\overline{a_2}$	0	0	0	1
a_2	1	1	0	0

$$D_2 = a_2 \overline{a_1} + a_1 \overline{a_0} \overline{a_2}$$



Praveen B. J.
 26/09/2024

Netlists & Simulation Wave:



Testing Terminal:

```
jtag> cable ft2232  
Connected to libftd2xx driver.  
jtag> _
```

```
jtag> detect  
IR length: 10  
Chain length: 1  
Device Id: 00000011000110000100000011011101 (0x0000000031840DD)  
Manufacturer: Altera  
Part(0): 10M25SAE144  
Stepping: 1  
Filename: d:\quartus\quartus\majority_circuit\xen10_files\urjtag_max10\urjtag\data\altera/10m25sae144/10M25SAE144  
jtag> _
```

Command Prompt:

Input command: *scan_vjtag.exe TRACEFILE.txt out.txt*

Output:

```
{'type': 6, 'id': 67330064, 'description': b'Dual RS232-HS A', 'serial': b'A'}
```

ScanChain Outputs:

```
10 1 Success
11 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
11 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
```

Success in scanchain out file for the D_flip_flop lab experiment.

