## <u>DIGITAL CIRCUITS LAB</u>

# EXP-6 Dflipflop

In this lab, we used dataflow modeling instead of structural modeling.

September 26,2024

~Dev Arora 23B1271

### Pen-Paper Design:






Figure 1: Sequence Generator


- Determine number of bits required to distinguish the states individually.
- Draw a state diagram to generate the states so that LSB of the states will generate the required sequence.
- Draw a state table consisting of Present State, Nest State and D FlipFlop inputs.


Present State(QnQ1 Q0)	Next State(N_QnN_Q1 N_Q0)	DnD1 D0
one state	next state	DFF inputs
_	_	-





#### **Netlists & Simulation Wave:**





## **Testing Terminal:**

```
jtag> cable ft2232
Connected to libftd2xx driver.
jtag> _
```

```
jtag> detect
IR length: 10
Chain length: 1
Device Id: 00000011000110000100000011011101 (0x00000000031840DD)
    Manufacturer: Altera
    Part(0): 10M25SAE144
    Stepping: 1
    Filename: d:\quartus\quartus\majority_circuit\xen10_files\urjtag_max10\urjtag\data/altera/10m25sae144/10M25SAE144
jtag> ____
```

## **Command Prompt:**

Input command: scan\_vjtag.exe TRACEFILE.txt out.txt

Output:

```
{'type': 6, 'id': 67330064, 'description': b'Dual RS232-HS A', 'serial': b'A'}
```

### **ScanChain Outputs:**

```
10 1 Success
11 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
11 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
01 0 Success
00 0 Success
01 1 Success
00 1 Success
```

Success in scanchain out file for the D\_flip\_flop lab experiment.