

## EE 214: Digital Circuits Lab

Dev Arora (23B1271)

Arjun Singh (23B1272)

# Implementation of SPI Protocol

## Task 1

October 23, 2024

### Work Distribution:

#### Dev:


- Read about SPI from given resources and youtube.
- Wrote the code for Master module
- Wrote the testbench for the simulation
- Debugged the compiled code together
- Completed SPI protocol, Master and Slave module sections in the report

#### Arjun:

- Read about SPI from given resources and youtube
- Wrote the code for slave module
- Wrote the code for top level entity
- Debugged the compiled code together
- Completed Toplevel and testbench, results and observations sections in the report


### Understanding SPI Communication Protocol:

#### Block Diagram:



## Mode0:

In mode 0, the clock polarity is low in idle state i.e. when the chip select bit is high and is transitioning to low. In this mode, the data is sampled on the rising edge of the clock and is shifted out on the falling edge of the clock. (sampling is basically receiving data from the other module and shifting is updating the mosi/miso logic for next clock event)



## Ports Used:

MASTER		SLAVE	
PORT	TYPE	PORT	TYPE
initial_comm	in		
clk	in		
chip_select	out	chip_select	in
sclk	out	sclk	in
mosi	out	mosi	in
miso	in	miso	out
master_out	out		
		slave_out	out

- **initial\_comm:** Master puts this bit to start communication
- **clk:** Clock given as input to the master
- **chip\_select:** This bit is low for the slave which is selected for communication, hence this is output for master and input for slave.
- **sclk:** Clock frequency at which serial communication takes place. This is decided by the master, hence it is output for master and input for slave.
- **mosi:** bit which stores the value to be shifted from master to slave.
- **miso:** bit which stores the value to be shifted from master to slave.
- **master\_out:** Data vector which stores the the binary data received from slave
- **Slave\_out:** Data vector which stores the the binary data received from master

## Master and Slave Module:

### Working and Code Explained:

- In our code, we start transmission from the MSB and go down to LSB.
- We have broken down the code into three processes, first is the receiving or sampling process, second is the shifting or sending process, and the third process is used for printing waveform purposes.
- We have used the logic of a finite state machine (fsm) to define the states during the process of transmission.
- The codes for master and slave are attached below in pdf format


## Top Level Entity and Testbench:

### Working and Code Explained:


- In this code, the top level entity is basically needed to instantiate both slave and master modules at the same time using the common ports and defining other ports in terms of these common ports.
- The testbench is defined for the top level entity only and the simulation is thus observed.
- The codes for top level entity and testbench are attached below in pdf format.

## Results and Observation:

### Waveform:



### Netlist Viewer:



### Key Observations:

- mosi/miso update at falling edge of the clock
- master\_out/slave\_out update at rising edge of the clock confirming mode 0 configuration.
- When chip\_select is high, no transmission can happen between the slave and master
- Initial\_comm (initialize communication) is kept high all the time to activate the master at all times.

### Challenges faced:

1. **Understanding SPI and Mode0:** SPI came without any background and a lot of time went in understanding how SPI works? Why is it needed? and what are the functions of various ports?

2. **Different modes and correct clock events:** SPI has 4 modes and we have to use mode 0 in this task. We faced difficulty in figuring out when to do sampling/shifting and initial results were wrong because registers were updated at different times.
3. **Defining miso\_error:** We had to define a miso\_error which stores the value of miso to be used one cycle before. Without this, we were getting “110” as master\_out which was basically displaced by one bit.

# Master Module

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5
6 entity master_module is
7     port(
8         initial_comm : in std_logic;
9         clk : in std_logic;
10        chip_select : out std_logic := '1';
11        sclk : out std_logic;
12        mosi : out std_logic := 'Z';
13        miso : in std_logic;
14        master_out : out std_logic_vector(2 downto 0)
15    );
16 end entity;
17
18 architecture archi_master_module of master_module is
19     signal buffer_data : std_logic_vector(2 downto 0) := "ZZZ";
20     signal required_outp : std_logic_vector(2 downto 0) := "111";
21
22     type state is (initial, s1, s2, s3, s4);
23     signal s_present, s_next : state := initial;
24
25 begin
26     sclk <= clk;
27
28     receiving : process(initial_comm, clk)
29     begin
30         if rising_edge(clk) then
31             case s_present is
32                 when initial =>
33                     if initial_comm = '1' then
34                         s_next <= s1;
35                         chip_select <= '0';
36                     else
37                         s_next <= initial;
38                         chip_select <= '1';
39                     end if;
40                 when s1 =>
41                     buffer_data(2) <= miso;
42                     s_next <= s2;
43                 when s2 =>
44                     buffer_data(1) <= miso;
45                     s_next <= s3;
46                 when s3 =>
47                     buffer_data(0) <= miso;
48                     s_next <= s4;
49                 when s4 =>
50                     chip_select <= '1';
51             end case;
52         end if;
```

```

53     end process;
54
55     sending : process(clk)
56     begin
57         if falling_edge(clk) then
58             mosi <= required_outp(2);
59             case s_present is
60                 when s1 =>
61                     mosi <= required_outp(1);
62                 when s2 =>
63                     mosi <= required_outp(0);
64                 when others => null;
65             end case;
66         end if;
67     end process;
68
69     print : process(s_next)
70     begin
71         s_present <= s_next;
72         master_out <= buffer_data;
73     end process;
74
75 end architecture;

```

# Slave Module

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity slave_module is
7      port(
8          chip_select : in std_logic;
9          sclk : in std_logic;
10         mosi : in std_logic;
11         miso : out std_logic := 'Z';
12         slave_out : out std_logic_vector(2 downto 0)
13     );
14 end entity;
15
16 architecture archi_slave_module of slave_module is
17     signal buffer_data : std_logic_vector(2 downto 0) := "ZZZ";
18     signal required_outp : std_logic_vector(2 downto 0) := "101";
19
20     signal miso_error : std_logic := required_outp(2);
21     type state is (initial, s1, s2, s3, s4);
22     signal s_present, s_next : state := initial;
23
24 begin
25     receiving : process(chip_select, sclk)
26     begin
27         if rising_edge(sclk) then
28             case s_present is
29                 when initial =>
30                     if chip_select <= '0' then
31                         s_next <= s1;
32                     else
33                         s_next <= initial;
34                     end if;
35                 when s1 =>
36                     buffer_data(2) <= mosi;
37                     s_next <= s2;
38                 when s2 =>
39                     buffer_data(1) <= mosi;
40                     s_next <= s3;
41                 when s3 =>
42                     buffer_data(0) <= mosi;
43                     s_next <= s4;
44                 when s4 => s_next <= s4;
45             end case;
46         end if;
47     end process;
48
49     sending : process(sclk)
50     begin
51         if falling_edge(sclk) then
52             miso <= miso_error;
```



```

53         case s_present is
54             when s1 =>
55                 miso_error <= required_outp(1);
56             when s2 =>
57                 miso_error <= required_outp(0);
58             when others => null;
59         end case;
60     end if;
61 end process;
62
63 print : process(s_next)
64 begin
65     s_present <= s_next;
66     slave_out <= buffer_data;
67 end process;
68
69 end architecture;

```

# Top-Level Module

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4 use ieee.std_logic_arith.all;
5
6 entity toplevel is
7     port (
8         initial_comm : in std_logic;
9         clk : in std_logic;
10        sclk : out std_logic;
11        mosi, miso : out std_logic;
12        chip_select : out std_logic;
13        master_out : out std_logic_vector(2 downto 0);
14        slave_out : out std_logic_vector(2 downto 0)
15    );
16 end entity;
17
18 architecture archi_toplevel of toplevel is
19
20     component master_module is
21         port (
22             initial_comm : in std_logic;
23             clk : in std_logic;
24             chip_select : out std_logic;
25             sclk : out std_logic;
26             mosi : out std_logic;
27             miso : in std_logic;
28             master_out : out std_logic_vector(2 downto 0)
29         );
30     end component;
31
32     component slave_module is
33         port (
34             chip_select : in std_logic;
35             sclk : in std_logic;
36             mosi : in std_logic;
37             miso : out std_logic;
38             slave_out : out std_logic_vector(2 downto 0)
39         );
40     end component;
41
42     signal miso_temp, mosi_temp, chip_select_temp, sclk_temp :
43         std_logic;
44 begin
45     inst1: master_module port map(initial_comm, clk, chip_select_temp,
46         sclk_temp, mosi_temp, miso_temp, master_out);
47     inst2: slave_module port map(chip_select_temp, sclk_temp, mosi_temp,
48         miso_temp, slave_out);
49
50     sclk <= sclk_temp;
51     miso <= miso_temp;
```

```
50     mosi <= mosi_temp;  
51     chip_select <= chip_select_temp;  
52  
53 end architecture;
```

# Testbench

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity testbench is
5  end entity;
6
7  architecture archi_testbench of testbench is
8
9      component toplevel is
10         port (
11             initial_comm : in std_logic;
12             clk : in std_logic;
13             sclk : out std_logic;
14             mosi, miso : out std_logic;
15             chip_select : out std_logic;
16             master_out : out std_logic_vector(2 downto 0);
17             slave_out : out std_logic_vector(2 downto 0)
18         );
19     end component;
20
21     signal initial_comm, sclk : std_logic := '1';
22     signal clk : std_logic := '0';
23     signal miso, mosi, chip_select : std_logic;
24     signal master_out, slave_out : std_logic_vector(2 downto 0);
25     constant clk_proc : time := 100 ns;
26
27 begin
28     inst1: toplevel port map(
29         initial_comm, clk, sclk, mosi, miso, chip_select, master_out,
30         slave_out
31     );
32
33     clock_process : process
34     begin
35         clk <= not clk after clk_proc / 2;
36         wait for clk_proc / 2;
37     end process;
38 end architecture;
```