SED1530 Series

DOT MATRIX LCD DRIVER-CONTROLLER

■ DESCRIPTION

The SED1530 Series are intelligent CMOS LCD controller-drivers with the ability to drive alphanumeric and graphic displays. The LSI communicates with a high-speed microprocessor, such as the Intel 80xx and 68xx family, through either a serial or 8-bit parallel interface. It stores the data sent from the microprocessor in the built-in display data RAM (65×132 bits) and generates an LCD drive signal.

■ FEATURES

- Low-power CMOS technology
- Direct interface to both 80xx and 68xx MPU
- Support 8-bit parallel and serial interface
- On-chip display data RAM 132 × 65 bits
- On-chip DC/DC converter for LCD voltage
- On-chip CR oscillator circuit
- Supports master/slave mode
- Voltage regulator, low-power voltage follower
- -.17%/°C temperature gradient


- 32-level contrast adjustment by software
- 2.4V to 6.0V supply voltage
- -4.5V to -16V LCD voltage
- Operating temperature −40 to 85°C
- Low power consumption 80μA
- Package

TAB	T**
Al pad Die	D*A
Au bump Die	D*B


■ AVAILABLE MODELS

Name	Duty	LCD Bias	SEG Driver	COM Driver	Display Area	Remarks
SED1530D0*	1/33	1/5,1/6	100	33	33×100	COM single-side assignment
SED1530DA*	1/33	1/5,1/6	100	33	33×100	COM dual-side assignment
SED1531D0*	1/65	1/6,1/8	132	0	65 × 132	SED1635 is used for COM
SED1532D0*	1/65	1/6,1/8	100	33	65 × 200	COM single-side right assignment
SED1532DB*	1/65	1/6,1/8	100	33	65 × 200	COM single-side left assignment


■ SYSTEM BLOCK DIAGRAM



■ BLOCK DIAGRAM



■ PINOUT



■ PINOUT TABLE

Model	Output	O0 to O15	O15 to O31 O32 O99 O	0100 to O115	O116 to O131
SED1530*0*	0	SEG0	SEG99 [¦] C	COM0	31
3ED 1330 0	1		¦C	COM31	0
SED1530*A*	0	COM15 0	SEG0	SEG99	COM16 31
SED 1930 A	1	COM16 31			COM15 0
SED1531*0*		SEG0			SEG131
SED1532*0*	0	SEG99		SEG0	COM31 0
SED 1332 0	1				COM0 31
SED1532*B*	0	COM0 31	SEG0		SEG99
SED 1932 B	1	COM31 0			

Note: * "0" and "1" indicate the mode of the D3 output mode select register.

■ PIN DESCRIPTION● Power Signals

Pin	I/O		Function	Number of Pins				
VDD	Power	Connected to +5V pow	er. Connected with MPU power supply Vcc pin.	2				
Vss	Power	OV, connected to syste	em GND.	1				
V1 ~ V5	Power	resistive voltage divid determined for each LC	ulti-level power for LC driver. Transforms impedance using sistive voltage divider or op amps in order to apply the voltage etermined for each LC cell. The voltage levels are based on VDD, and ust conform to the relationship below:					
		VDD	$0 \ge V0 \ge V2 \ge V3 \ge V4 \ge V5$					
		supply circuitry suppli	ration power supply is ON, the internal power es the V1 ~ V4 voltages shown below. The cted using the LCD bias set command.					
		SED1530D0	* SED1530DA*, SED1531D0*, SED1532D**					
		V1 1/5 × V5 1/6 ×	V5 1/5 × V5 1/6 × V5					
		V2 2/5 × V5 2/6 ×						
		V3 3/5 × V5 4/6 ×						
		V4 4/5 × V5 5/6 ×	V5 4/5 × V5 5/6 × V5					

• LCD Power Circuit Pins

Pin	I/O	Function	Number of Pins
CAP1+	0	Voltage step-up capacitor, positive side connection pin. Connect the capacitor between this pin and CAP1–.	1
CAP1-	0	Voltage step-up capacitor, negative side connection pin. Connect the capacitor between this pin and CAP1+.	1
CAP2+	0	Voltage step-up capacitor, positive side connection pin. Connect the capacitor between this pin and CAP2–.	1
CAP2-	0	Voltage step-up capacitor, negative side connection pin. Connect the capacitor between this pin and CAP2+.	1
CAP3-	0	Voltage step-up capacitor, negative side connection pin. Connect the capacitor between this pin and CAP1+.	1
Vout	0	Voltage step-up output pin. Connect the capacitor between this terminal and Vss.	1
VR	I	Voltage regulator pin. Use a resistive voltage divider to provide voltage between VDD and V5.	1

System Bus Interface Signals

Pin	I/O	Function	Number of Pins
D7 ~ D0 (SI)	I/O	8-bit bi-directional data bus, normally connected to a standard 8-bit or 16-bit MPU data bus.	8
(SCL)		When serial interface is selected:	
		D7: Serial Data Input Pin (SI) D6: Serial Clock Input Pin (SCL)	
A0	I	Normally the LSB of the MPU address bus is connected to this pin to provide data/command selection:	1
		0: D0 ~ D7 indicate display control data1: D0 ~ D7 indicate display data	
RES	I	Reset to initial settings by setting RES to "L".	1
		The reset operation is performed according to the RES signal level.	
CS1 CS2	I	Chip Select input pins. Data I/O is enabled by the combination below:	2
		Pin Name CS1 CS2	
		State "L" "H"	
RD (E)	ı	* When connected to an 80-series MPU:	1
` ′		Active "L"	
		This pin is connected to the \overline{RD} signal from the MPU. When this signal is "L" the SED1530 Series data bus is in output mode.	
		* When connected to a 68-series MPU:	
		Active "H"	
		This is the 68-series MPU enable clock input pin.	
WR (R/W)	1	* When connected to an 80-series MPU:	1
VVIX (IX/VV)	'	Active "L"	'
		This pin is connected to the WR signal from the MPU. The data bus signals are retrieved at the rising edge of the WR signal.	
		* When connected to a 68-series MPU:	
		This is the read/write control signal input pin.	
		R/\overline{W} = "H": Read R/\overline{W} = "L": Write	
C86	I	MPU interface select pin:	1
		C86 = "H": the 68-series MPU interface C86 = "L": the 80-series MPU interface	
P/S	I	Serial data input/parallel data input selection pin:	1
		P/S Chip Select Data/Command Data Read/Write Serial Clock	
		"H" $\overline{CS1}/CS2$ A0 D0 ~ D7 $\overline{RD}/\overline{WR}$ —	
		"L" CS1/CS2 A0 SI (D7) Write only SCL (D6)	
		Note: RAM data read cannot be performed by serial data input. When P/S = L, fix D0 \sim D5 to HZ \overline{RD} , and fix \overline{WR} to either "H" or "L".	

SED1530 Series

• LCD Drive Circuit Signals

Pin	I/O	Function	Number of Pins
M/S	I	This pin selects the master/slave operation of the SED1530 series chips. The master operation outputs the signals necessary for the LCD display. The slave operations input the signals necessary to synchronize the LCD display.	1
CL	I/O	This is the display clock I/O terminal.	1
		When using the SED1530 Series chips in master/slave, the CL pins of the chips must be connected.	
		When using in combination with a dedicated common driver, the common driver YSCL pin must be connected to this pin.	
		M/S = "H": Output M/S = "L": Input	
FR	I/O	This is the LCD alternating current signal I/O pin.	1
		When using the SED1530 Series chips in master/slave, the FR pins of the chips must be connected. When using an SED1530 Series chip in master mode, this pin must be connected to the FR pin of the dedicated common driver.	
		M/S = "H": Output M/S = "L": Input	
DYO	0	This is the common activation output pin.	1
		This pin is used only when the SED1530 Series chip is in master mode. This pin must be connected to the common driver DIO pin. This pin is HZ in slave mode.	
VS1	0	This pin is used to monitor the voltage of the internal power supply.	1
DOF	I/O	This is the LCD display blanking control pin.	1
		When using the SED1530 Series chips in master/slave, the DOF pins of the chips must be connected.	
		When using in combination with a dedicated common driver (SED1635), the common driver DOFF pin must be connected to this pin.	
		M/S = "H": Output M/S = "L": Input	
FRS	0	Static drive output pin.	1
		This is effective only when in master mode, and is used with the FR pin. This pin is HZ in slave mode.	

(continued)


• LCD Drive Circuit Signals (continued)

Pin	I/O		Function					
On	0	LC driver output						
(SEG n) (COM n)		This output depends of						
(001111)		Segment Column						
		SED1530*0*		O0 ~ O99	O100 ~ O131			
		SED1530*A*	C	D16 ~ O115	O0 ~ O15, O116 ~ O131			
		SED1531*0*	(O0 ~ O131	\			
		SED1530*0*		O0 ~ O99	O100 ~ O131			
		SED1532*B*		032 ~ O131	O0 ~ O31			
		This is the output for driving the LC segments. Through combining the contents of the display RAM with the FR signal, a single level can be selected from VDD, V2, V3, and V5:						
		RAM Data	FR		tput Voltage			
			Н	Positive Display	Negative Display V2			
		Н	L	V5	V2 V3			
			Н	V2	VDD			
		L	L	V3	V5			
		Power Save	_		VDD			
			t for drivi with the f	FR signal, a single	ons. Through combin- e level can be selected			
		Scan Data	FR	On Ou	tput Voltage			
		н	Н		V5			
		11	L		VDD			
		L	Н		V1			
			L		V4			
		Power Save			VDD			
COMS	0	This is a common out	put pin d	edicated for the i	ndicator.	1		
		Leave open if not used SED1532. It is HZ for			for the SED1530 and			

■ ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Paramet	er	Symbol	Rating	Unit
			-0.3 to +7.0	V
Power supply voltage	(at 3× step-up)	VDD	-0.3 to +6.0	V
	(at 4× step-up)		-0.3 to +4.5	V
Power supply voltage (2) (VDD reference)		V5 -18.0 to +0.3		V
Power supply voltage (3) (VDD reference)		V1, V2, V3, V4	V5 to +0.3	V
Input voltage		Vin	-0.3 to VDD + 0.3	V
Output voltage		V0	-0.3 to VDD + 0.3	V
Operating temperature		Topr	-30 to +85	°C
Storage temperature	TCP	TSTR	-55 to +100	°C
Storage temperature	Bare chip	1518	-55 to +125	°C



Notes:

- 1. V1 \sim V5, Vout, and the V5 voltage are all values based on VDD = 0V.
- 2. The voltages of V1, V2, V3 and V4 must always fulfill the relationship VDD \geq V1 \geq V2 \geq V3 \geq V4 \geq V5.
- 3. Permanent damage to the LSI may result if the absolute maximum ratings are exceeded during use. Under normal operation, use should be within the range of the electrical characteristics listed. Violations of these conditions may cause the LSI to malfunction or may cause loss of reliability in the LSI.

DC Characteristics

Vss = 0V, VdD = 5V $\pm 10\%$, Ta = -40 to $85^{\circ}C$

	Par	ameter	Symbol	Co	ndition	Min	Тур	Max	Unit	Pin			
Powe	ly	Recommended operation	VDD			4.5	5.0	5.5	V	Vss	*1		
volta (1)	ge	Possible operation	VDD			2.4	_	6.0					
Oper	ating ge	Possible operation	V5	V _{DD} referen	ice (VDD = 0V)	-16.0	-	-4.0	V	V5	*2		
(2)		Possible operation	V1, V2	V _{DD} referen	ice (VDD = 0V)	0.4 × V5	_	VDD	V	V1, V2			
		Possible operation	V3, V4	V _{DD} referen	ice (VDD = 0V)	V5	_	0.6 × V5	V	V3, V4			
Н	igh-leve	I input voltage	VIHC			$0.7 \times V_{DD}$	-	Vdd	V		*3		
				VDD = 2.7V		$0.8 \times V_{DD}$		Vdd					
	ow-leve	l input voltage	VILC			Vss		$0.3 \times V_{DD}$	٧		*3		
CMOS				V _{DD} = 2.7V		Vss	_	0.2 × VDD					
ŠН	igh-leve	l output voltage	Vонс		Ioн = 1mA	$0.8 \times V_{DD}$	-	Vdd	V		*5		
				VDD = 2.7V	Iон = −0.5mA	$0.8 \times V_{DD}$		Vdd					
L	ow-leve	l output voltage	Volc		IoL = 1mA	Vss		0.2 × Vdd	٧		*5		
				V _{DD} = 2.7V	IoL = 0.5mA	Vss	_	0.2 × VDD					
_ H	High-level input voltage		High-level input voltage		Vihs			$0.85 \times V_{DD}$	-	Vdd	V		*4
Schmidt				VDD = 2.7V		$0.8 \times V_{DD}$		Vdd					
Ž L	ow-level input voltage		Vils		Vss		0.15 × VDD	٧		*4			
0)				V _{DD} = 2.7V		Vss	_	0.2 × VDD					
Input	leak cu	rrent	lu	VIN = VDD O	r Vss	-1.0	-	1.0	μΑ		*6		
Outp	ut leak	current	ILO			-3.0		3.0	μΑ		*7		
LC d	river ON	l resistance	Ron	Ta = 25°C	V5 = -14.0V	_	2.0	3.0	kΩ	SEGn			
				VDD ref.	V5 = -8.0V	_	3.0	4.5	kΩ	COMn			
Statio	c consu	mption current	Issq	VIN = VDD O	r Vss	_	0.01	5.0	μΑ	Vss			
			I5Q	V5 = -18.0°	V VDD ref.	_	0.01	15.0	μΑ	V5			
Input	termina	al capacitance	Cin	Ta = 25°C	f = 1MHz	_	5.0	8.0	pF	*3	3, *4		
Oscil	lator fre	quency	fosc	Ta = 25°C	VDD = 5.0V	19	22	25	kHz				
					VDD = 2.7V	19	22	25					
	Input	voltage	Vdd	When 3× st	ep-up	2.4		6.0	٧				
				When 4× st	ep-up	2.4		4.5					
± ∉	Boost	er output voltage	Vouт	When 3× set-up	VDD Ref.	-18.0	_	_	V	Vouт			
Internal Power Supply Circuit	Voltag	ge regulator cir- perating voltage	Vouт		VDD Ref.	-18.0	_	-6.0	V	Vouт			
Interna	Voltag	ge follower ting voltage	V5 (1)	When applied to the SED15		-16.0	_	-6.0	V				
			V5 (2)	When applied to the SED15		-16.0	_	-4.6	V				
	Refer	ence voltage	VREG	Ta = 25°C	V _{DD} Ref.	-2.65	-2.5	-2.35	V				

• Dynamic consumption current value (1) in display, internal power supply ON

Unless otherwise specified, Ta = -40 to 85°C

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Remarks
SED1530	IDD (1)	$V_{DD} = 5.0V, V_{5} - V_{DD} = -8.0V, 2 \times Step-up$	_	41	70	μΑ	
		$V_{DD} = 3.0V, V_{5} - V_{DD} = -8.0V, 3 \times Step-up$	_	48	80	μΑ	
SED1531		$V_{DD} = 5.0V, V_{5} - V_{DD} = -11.0V, 3 \times Step-up$	_	96	160	μΑ	
		$V_{DD} = 3.0V, V_{5} - V_{DD} = -11.0V, 4 \times Step-up$	_	118	190	μΑ	
SED1532		$V_{DD} = 5.0V, V_{5} - V_{DD} = -11.0V, 3 \times Step-up$	_	96	160	μΑ	
		$V_{DD} = 3.0V, V_{5} - V_{DD} = -11.0V, 4 \times Step-up$	_	114	190	μΑ	

· Current consumption in power save mode

(Vss = 0V, VDD = 2.7 to 5.5V, $T_a = 25^{\circ}C$)

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
Standby	IDDS1	SED1530, SED1531, SED1532	_	0.01	1.0	μΑ
	IDDS2	SED1530, SED1531, SED1532	_	1.0	2.0	μΑ


Typical current consumption characteristics:

Dynamic current consumption (1)

LCD display status using an external power supply

Notes


- Although a broad operating voltage range is guaranteed, this does not guarantee against sudden voltage changes during MPU access.
- *2. The range of operating voltages of the Vpb system and V5 system. See the figure below. The range of operating voltages applies when the external power supply is used.



- *3. The A0, D0 to D5, D6, D7 (SI), \overline{RD} (E), \overline{WR} (R/W), $\overline{CS1}$, CS2, FR, M/S, C86, P/S and DOF pins.
- *4. The CL, SCL (D6) and $\overline{\text{RES}}$ pins.
- *5. The D0 to D5, D6, D7 (SI), FR, FRS, DYO, $\overline{\text{DOF}}$ and CL pins.
- The A0, RD, (E), WR (R/W), CS1, CS2, M/S, RES, C86 and P/S pins.
- *7. Applicable when the D0 to D7, FR, CL, DYO and DOF pins are in a high impedance state.

Timing Characteristics

System Bus: Read/Write Characteristics I (80-Series MPU)



 V_{DD} = 5.0V \pm 10%, T_a = -40 to $85^{\circ}C$

Parameter	Signal	Symbol	Conditions	Min	Max	Unit
Address hold time	A0	tah8		10	_	ns
Address setup time		taw8		10	_	ns
System cycle time		tcyc8		200	_	ns
Control L pulse width (WR)	WR	tcclw		22	_	ns
Control L pulse width (RD)	RD	tcclr		77	_	ns
Control H pulse width (WR)	WR	tcchw		172	_	ns
Control H pulse width (RD)	RD	tcchr		117		ns
Data setup time	D0 ~ D7	tDS8		20	_	ns
Data hold time		tDH8		10	_	ns
RD access time		tACC8	CL = 100pF	_	70	ns
Output disable time		tCH8		10	50	ns

 V_{DD} = 2.7 to 4.5V, T_a = –40 to $85^{\circ}C$


Parameter	Signal	Symbol	Conditions	Min	Max	Unit
Address hold time	A0	tah8		25	_	ns
Address setup time		taw8		25	_	ns
System cycle time		tcyc8		450	_	ns
Control L pulse width (WR)	WR	tcclw		44	_	ns
Control L pulse width (RD)	RD	tcclr		194	_	ns
Control H pulse width (WR)	WR	tcchw		394	_	ns
Control H pulse width (RD)	RD	tcchr		244	_	ns
Data setup time	D0 ~ D7	tDS8		40	_	ns
Data hold time		tDH8		20	_	ns
RD access time		tACC8	CL = 100pF	_	140	ns
Output disable time		tCH8		10	100	ns

^{*1.} The input signal rise time and fall time (tr, tf) are specified at 15ns or less. When the cycle time is used at high speed, the specification is tr + tf ≤ (tcycs - tccнw) or tr + tf ≤ (tcycs - tcchr).

 $^{^{\}ast}2.~$ All timings are specified based on 20% and 80% of Vpd.

^{*3.} tcclw and tcclr are specified by the overlap period of $\overline{CS1}$ = "0" (CS2 = "1") and \overline{WR} , \overline{RD} = "0" level.

∘ System Bus: Read/Write Characteristics I (68-Series MPU)



 V_{DD} = 5.0V \pm 10%, T_a = -40 to $85^{\circ}C$

Param	eter	Signal	Symbol	Conditions	Min	Max	Unit
System cycle to	ime		tCYC6		200	_	ns
	ddress setup time		tawe tahe		10 10	_	ns ns
Data setup time		R/W D0 ~ D7	tDS6		20 10	_	ns ns
Output disable Access time	time		tOH6 tACC6	CL = 100pF	10 —	50 70	ns ns
Enable H	Read	E	tewhr		77	_	ns
pulse width	pulse width Write		tewhw		22	_	ns
Enable L Read		Е	tewlr		117	_	ns
pulse width	Write		tewlw		172	_	ns

 $VDD = 2.7 \text{ to } 4.5V, Ta = -40 \text{ to } 85^{\circ}C$


Param	eter	Signal	Symbol	Conditions	Min	Max	Unit
System cycle ti	me		tCYC6		450	_	ns
Address setup time		A <u>0</u>	tAW6		25	_	ns
Address hold time		R/W	tah6		25	—	ns
Data setup time	Э	D0 ~ D7	tDS6		40	_	ns
Data hold time			tDH6		20	_	ns
Output disable	time]	ton6	CL = 100pF	20	50	ns
Access time			tACC6		_	70	ns
Enable H	Read	E	tewhr		194	_	ns
pulse width Write			tewnw		44	_	ns
Enable L Read		E	tewlr		244	_	ns
pulse width	Write]	tewlw		394	_	ns

^{*1.} The input signal rise time and fall time (tr, tf) are specified at 15ns or less. When the cycle time is used at high speed, the specification is tr + tf ≤ (tcycs -tewlw - tewhw) or tr + tf ≤ (tcycs - tewlr - tewhr).

^{*2.} All timings are specified based on 20% and 80% of VDD.

^{*3.} tewhr and tewhw are specified by the overlap period of $\overline{CS1}$ = "0" (CS2 = "1") and E = "1" level.

o Serial Interface



 $V_{DD} = 5.0 V \pm 10\%, \, T_a = -40 \text{ to } 85^{\circ}\text{C}$


Parameter	Signal	Symbol	Conditions	Min	Max	Unit
Serial clock period	SCL	tscyc		500	_	ns
SCL "H" pulse width		tshw		150	_	ns
SCL "L" pulse width		tslw		150	_	ns
Address setup time	A0	tsas		120	_	ns
Address hold time		tsah		200	_	ns
Data setup time	SI	tsds		120	_	ns
Data hold time		tsdh		50	_	ns
CS-SCL time	CS	tcss		30	_	ns
CS-SCL time	0.5	tcsH		400	_	ns

 V_{DD} = 2.7 to 4.5V, T_a = –40 to $85^{\circ}C$

Parameter	Signal	Symbol	Conditions	Min	Max	Unit
Serial clock period	SCL	tscyc		1000	_	ns
SCL "H" pulse width		tshw		300	_	ns
SCL "L" pulse width		tslw		300	_	ns
Address setup time	A0	tsas		250	_	ns
Address hold time		tsah		400	_	ns
Data setup time	SI	tsds		250	_	ns
Data hold time		tsdh		100	_	ns
CS-SCL time	CS	tcss		60	_	ns
C3-3CL time		tcsH		400	_	ns

- $^{\star}1$. The input signal rise time and fall time (tr, tf) are specified at 15ns or less.
- $^{\ast}2.~$ All timings are specified based on 20% and 80% of Vpd.

o Display Control Timing



 $V_{DD} = 5.0V \pm 10\%$, $T_a = -40 \text{ to } 85^{\circ}\text{C}$


Parameter	Signal	Symbol	Conditions	Min	Тур	Max	Unit
FR delay time	FR	tDFR	CL = 50pF	_	80	150	ns
DYO "H" delay time	DYO	tdoh		_	70	160	ns
DYO "L" delay time		tDOL		_	70	160	ns

 V_{DD} = 2.7 to 4.5V \pm 10%, T_a = –40 to $85^{\circ}C$

Parameter	Signal	Symbol	Conditions	Min	Тур	Max	Unit
FR delay time	FR	tDFR	CL = 50pF	_	120	240	ns
DYO "H" delay time	DYO	tdoh		_	140	250	ns
DYO "L" delay time		tDOL		_	140	250	ns

- *1. Effective only when operating in master mode.
- $^{*}2.\;$ All timings are specified based on 20% or 80% of Vpd.

o Reset Timing



 V_{DD} = 5.0V \pm 10%, T_{a} = -40 to $85^{\circ}C$

Parameter	Signal	Symbol	Conditions	Min	Тур	Max	Unit
Reset time		tR		1.0	_	_	ms
Reset "L" pulse width	RES	trw		1.0	_	_	ms

 V_{DD} = 2.7 to 4.5V, T_a = -40 to $85^{\circ}C$

Parameter	Signal	Symbol	Conditions	Min	Тур	Max	Unit
Reset time		tr		3.0	_	_	ms
Reset "L" pulse width	RES	trw		3.0	_	_	ms

 $^{^{\}star}1.~$ All timings are specified based on 10% and 90% of Vpd.

• Table of Commands for the SED1530 Series


							Code)					
	Command	A0	RD	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	Turns the LCD display on and off.
(1)	Display ON/OI I	U	<u>'</u>				<u>'</u>		'	'	'	1	0: OFF 1: ON
(2)	Display start line set	0	1	0	0	1		Displa	lay start address			s	Determines the RAM display line displayed to COM0.
(3)	Page address set	0	1	0	1	0	1	1	Pa	age a	ddre	ss	Sets the display RAM page to the page address register.
(4)	Column address set, first 4 bits	0	1	0	0	0	0	1	ı	st siç umn bi	,		Sets the 4 most significant bits of the display RAM column address to the register.
(4)	Column address set, last 4 bits	0	1	0	0	0	0	0	ı	ast si umn bi	_		Sets the 4 least significant bits of the display RAM column address to the register.
(5)	Status read	0	0	1		Sta	itus		0	0	0	0	Read status data.
(6)	Write display data	1	1	0					data				Writes to the display RAM.
(7)	Reads display data	1	0	1				Read	data	1			Reads from the display RAM.
(8)	ADC select	0	1	0	1	0	1	0	0	0	0	0	Sets the relationship between the display RAM address and the SEG output 0: Normal 1: Reverse
													Sets the LCD display to normal/
(9)	Display: Normal/Reverse	0	1	0	1	0	1	0	0	1	1	0	reverse. 0: Normal 1: Reverse
(10)	Display: All Pixel Lit: ON/OFF	0	1	0	1	0	1	0	0	1	0	0	Display: All Pixels Lit 0: Normal display 1: All pixels lit
(11)	LCD bias set	0	1	0	1	0	1	0	0	0	1	0	Sets the LCD drive voltage ratio.
(12)	Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Increments the column address counter by 1 when write, zero when read.
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Gets out of read/modify/write mode.
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset.
(15)	Output mode register set	0	1	0	1	1	0	0	0	*	*	*	Selects the direction of the COM output scan. * = disabled
(16)	Power control set	0	1	0	0	0	1	0	1		erat mode	•	Selects the power supply circuit operating mode.
(17)	Electronic volume register set	0	1	0	1	0	0		Electronic volume level			Sets the V5 output voltage to the electronic volume register.	
(18)	Standby set	0	1	0	1	0	1	0	1	1	0	0 1	Selects the standby mode. 0: OFF 1: ON
(19)	Power save												A composite command with display: OFF and Display: All Pixels On.

Note: Do not use any other command, or a system malfunction may result.


■ MPU INTERFACE (REFERENCE EXAMPLE)

The SED1530 Series chips can be connected to 80-series and 68-series MPUs. Moreover, by utilizing the serial interface, the connections can be made with fewer signal lines. When multiple SED1530 chips are used, each can be connected to the MPU and the chips can be selected using the chip select.


80-Series MPU




• 68-Series MPU



Serial Interface



■ PIN LAYOUT



Chip Size: 6.65 X 4.57 mm Pad Pitch: 118µm (Min.)

SED153*D_A (Aluminum Pad Model)

Pad Center Size: 90 X 90 μm Chip Thickness: 300 μm

SED153*D·B(Gold Bump Model)Bump Size:76 X 76 μmBump Height:17 to 28 μm (Typ)Chip Thickness:625 μm

■ PAD COORDINATES

Unit: µm

			.,			· ·		г				· · ·
No.	Pin Name	X Coord.	Y Coord.	No.	Pin Name	X Coord.	Y Coord.	1	No.	Pin Name	X Coord.	Y Coord.
1	O127	2988	2142	46	00	-2366	2142		91	O45	-2490	-2142
2	O128	2860	2142	47	01	-2490	2142	Γ	92	O46	-2386	-2142
3	O129	2738	2142	48	02	-2614	2142	Γ	93	O47	-2242	-2142
4	O130	2614	2142	49	O3	-2738	2142	Ī	94	O48	-2124	-2142
5	O131	2490	2142	50	04	-2862	2142		95	O49	-2006	-2142
6	COM3	2386	2142	51	O5	-2986	2142	Ī	96	O50	-1888	-2142
7	FR5	2242	2142	52	O6	-3178	2006	Γ	97	O51	-1770	-2142
8	FR	2124	2142	53	07	-3178	1888	Γ	98	O52	-1652	-2142
9	DYO	2006	2142	54	O8	-3178	1770	Γ	99	O53	-1534	-2142
10	CL	1000	2142	55	O9	-3178	1652		100	O54	-1416	-2142
11	DOF	1770	2142	56	O10	-3178	1534		101	O55	-1298	-2142
12	VSI	1652	2142	57	011	-3178	1416		102	O56	-1180	-2142
13	M/S	1534	2142	58	O12	-3178	1286		103	O57	-1062	-2142
14	REG	1416	2142	59	O13	-3178	1150	Ŀ	104	O58	-944	-2142
15	P/S	1298	2142	60	014	-3178	1062	ŀ	105	O59	-826	-2142
16	CS1	1180	2142	61	O15	-3178	944	Ŀ	106	O60	-708	-2142
17	CS2	1062	2142	62	O16	-3178	826	Ŀ	107	O61	-590	-2142
18	C86	944	2142	63	017	-3178	708	Ŀ	108	O62	-472	-2142
19	A0	826	2142	64	O18	-3178	690	-	109	O63	-354	-2142
20	WR (W/R)	708	2142	65	O19	-3178	472	Ľ	110	O64	-236	-2142
21	RD (Ē)	590	2142	66	O20	-3178	364	-	111	O65	-118	-2142
22	VDD	354	2142	67	021	-3178	238	Ľ	112	O66	0	-2142
23	D0	236	2142	68	022	-3178	118	-	113	O67	118	-2142
24	D1	236	2142	69	O23	-3178	0	Ľ	114	O68	236	-2142
25	D2	118	2142	70	024	-3178	-118	-	115	O69	354	-2142
26	D3	0	2142	71	O25	-3178	-236	- ⊢	116	O70	472	-2142
27	D4	-118	2142	72	O26	-3178	-354	-	117	071	590	-2142
28	D5	-236	2142	73	027	-3178	-472	- ⊢	118	072	708	-2142
29	D6 (SCL)	-354	2142	74	O28	-3178	-590	-	119	073	826	-2142
30	D7 (31)	-472	2142	75	O29	-3178	-708	- ⊢	120	074	944	-2142
31	Vss	-590	2142	76	O30	-3178	-826	-	121	075	1062	-2142
32	Vout	-708	2142	77	031	-3178	-944	-	122	076	1180	-2142
33	CAP3- CAP1+	-826	2142	78	032	-3178 2179	-1062	- ⊢	123	077	1298	-2142 -2142
35	CAP1+	-944 1062	2142 2142	79	O33	-3178	-1180	- ⊢	124	O78	1416	
36	CAP1-	-1062 -1180	2142	80	O34 O35	-3178 -3178	-1298 -1418	-	125 126	O79 O80	1534 1652	-2142 -2142
37	CAP2+	-1298	2142	82	O36	-3178 -3178	-1534	- ⊢	127	O80	1770	-2142
38	V5	-1416	2142	82	036	-3178 -3178	-1534 -1652	- ⊢	127	O81	1888	-2142 -2142
39	VR	-1534	2142	84	O37	-3178	-1770	-	129	O83	2006	-2142
40	VDD	-1652	2142	85	O39	-3178	-1888	-	130	O84	2124	-2142
41	V ₁	-1770	2142	86	O40	-3178	-2006	- ⊢	131	O85	2242	-2142
42	V ₁	-1888	2142	87	O40 O41	-2986	-2142	-	132	O86	2366	-2142
43	V2 V3	-2006	2142	88	041	-2862	-2142	-	133	O87	2490	-2142
44	V3 V4	-2124	2142	89	042	-2738	-2142	- ⊢	134	O88	2614	-2142
45	V4 V5	-2242	2142	90	043	-2614	-2142	-	135	O89	2738	-2142
			2	_ 30	1 0 77		2172	L	. 00	-00	2,00	4174

Onit. pm			
No.	Pin Name	X	Y
		Coord.	Coord.
136	O90	2862	-2142
137	O91	2986	-2142
138	O92	3178	-2006
139	O93	3178	-1888
140	O94	3178	-1770
141	O95	3178	-1652
142	O96	3178	-1534
143	O97	3178	-1416
144	O98	3178	-1298
145	O99	3178	-1180
146	O100	3178	-1062
147	O101	3178	-944
148	O102	3178	-826
149	O103	3178	-708
150	O104	3178	-590
151	O105	3178	-472
152	O106	3178	-354
153	O107	3178	-236
154	O108	3178	-118
155	O109	3178	0
156	O110	3178	118
157	0111	3178	236
158	0112	3178	354
159	O113	3178	472
160	O114	3178	590
161	O115	3178	708
162	O116	3178	826
163	0117	3178	944
164	O118	3178	1062
165	O119	3178	1180
166	O120	3178	1298
167	0121	3178	1416
168	O122	3178	1534
169	O123	3178	1652
170	0124	3178	1770
171	O125	3178	1888
172	O126	3178	2006
	-		

THIS PAGE INTENTIONALLY BLANK