



## ADD


AR R<sub>1</sub>,R<sub>2</sub> [RR]




AGR R<sub>1</sub>,R<sub>2</sub> [RRE]




AGFR R<sub>1</sub>,R<sub>2</sub> [RRE]




A R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RX]




| AY R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



AG R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



AGF R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



The second operand is added to the first operand, and the sum is placed at the first-operand location. For ADD (AR, A, and AY), the operands and the sum are treated as 32-bit signed binary integers. For ADD (AGR, AG), they are treated as 64-bit signed binary integers. For ADD (AGFR, AGF), the second operand is treated as a 32-bit signed binary integer, and the first operand and the sum are treated as 64-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

- | The displacement for A is treated as a 12-bit unsigned binary integer. The displacement for
- | AY, AG, and AGF is treated as a 20-bit signed binary integer.

### Resulting Condition Code:


- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow

### Program Exceptions:


- | • Access (fetch, operand 2 of A, AY, AG, and AGF only)
- | • Fixed-point overflow
- | • Operation (AY, if the long-displacement facility is not installed)

## ADD HALWORD

AH R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RX]




| AHY R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]




## ADD HALWORD IMMEDIATE

AHI R<sub>1</sub>,I<sub>2</sub> [RI]



AGHI R<sub>1</sub>,I<sub>2</sub> [RI]



The second operand is added to the first operand, and the sum is placed at the first-operand location. The second operand is two bytes in length and is treated as a 16-bit signed binary integer. For ADD HALFWORD (AH, AHY) and ADD HALFWORD IMMEDIATE (AHI), the first operand and the sum are treated as 32-bit signed binary integers. For ADD HALFWORD IMMEDIATE (AGHI), they are treated as 64-bit signed binary integers.

When there is an overflow, the result is obtained by allowing any carry into the sign-bit position and ignoring any carry out of the sign-bit position, and condition code 3 is set. If the fixed-point-overflow mask is one, a program interruption for fixed-point overflow occurs.

The displacement for AH is treated as a 12-bit unsigned binary integer. The displacement for AHY is treated as a 20-bit signed binary integer.

#### Resulting Condition Code:

- 0 Result zero; no overflow
- 1 Result less than zero; no overflow
- 2 Result greater than zero; no overflow
- 3 Overflow


#### Program Exceptions:

- Access (fetch, operand 2 of AH, AHY)
- Fixed-point overflow
- Operation (AHY, if the long-displacement facility is not installed)


**Programming Note:** An example of the use of the ADD HALFWORD instruction is given in Appendix A, “Number Representation and Instruction-Use Examples.”

## ADD LOGICAL


ALR R<sub>1</sub>,R<sub>2</sub> [RR]




ALGR R<sub>1</sub>,R<sub>2</sub> [RRE]




ALGFR R<sub>1</sub>,R<sub>2</sub> [RRE]




AL R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RX]




ALY R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



ALG R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



ALGF R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



The second operand is added to the first operand, and the sum is placed at the first-operand location. For ADD LOGICAL (ALR, AL, ALY), the operands and the sum are treated as 32-bit unsigned binary integers. For ADD LOGICAL (ALGR, ALG), they are treated as 64-bit unsigned binary integers. For ADD LOGICAL (ALGFR, ALGF) the second operand is treated as a 32-bit unsigned binary integer, and the first operand and the sum are treated as 64-bit unsigned binary integers.

The displacement for AL is treated as a 12-bit unsigned binary integer. The displacement for ALY, ALG, and ALGF is treated as a 20-bit signed binary integer.

#### Resulting Condition Code:


- 0 Result zero; no carry
- 1 Result not zero; no carry
- 2 Result zero; carry
- 3 Result not zero; carry

### Program Exceptions:


- Access (fetch, operand 2 of AL, ALY, ALG, and ALGF only)
- Operation (ALY, if the long-displacement facility is not installed)

## ADD LOGICAL WITH CARRY


ALCR  $R_1, R_2$  [RRE]




ALCGR  $R_1, R_2$  [RRE]



ALC  $R_1, D_2(X_2, B_2)$  [RXY]



ALCG  $R_1, D_2(X_2, B_2)$  [RXY]



The second operand and the carry are added to the first operand, and the sum is placed at the first-operand location. For ADD LOGICAL WITH CARRY (ALCR, ALC), the operands, the carry, and the sum are treated as 32-bit unsigned binary integers. For ADD LOGICAL WITH CARRY (ALCGR, ALCG), they are treated as 64-bit unsigned binary integers.

### Resulting Condition Code:

- 0 Result zero; no carry
- 1 Result not zero; no carry
- 2 Result zero; carry
- 3 Result not zero; carry

### Program Exceptions:


- Access (fetch, operand 2 of ALC and ALCG only)

### Programming Notes:


1. A carry is represented by a one value of bit 18 of the current PSW. Bit 18 is the leftmost bit of the two-bit condition code in the PSW. Bit 18 is set to one by an execution of an ADD LOGICAL or ADD LOGICAL WITH CARRY instruction that produces a carry out of bit position 0 of the result.
2. ADD and ADD LOGICAL may provide better performance than ADD LOGICAL WITH CARRY, depending on the model.

## AND


NR  $R_1, R_2$  [RR]




NGR  $R_1, R_2$  [RRE]




N  $R_1, D_2(X_2, B_2)$  [RX]




NY  $R_1, D_2(X_2, B_2)$  [RXY]



NG  $R_1, D_2(X_2, B_2)$  [RXY]



NI  $D_1(B_1), I_2$  [SI]



- Specification

- |       |  |
|-------|--|
| 1.-6. | Exceptions with the same priority as the priority of program-interruption conditions for the general case. |
| 7.A   | Access exceptions for second instruction halfword.   |
| 7.B   | Operation exception.   |
| 8.    | Specification exception due to invalid function code or invalid register number.                           |
| 9.    | Specification exception due to invalid operand length.   |
| 10.   | Condition code 0 due to second-operand length originally zero.   |
| 11.   | Access exceptions for an access to the parameter block, first, or second operand.                          |
| 12.   | Condition code 0 due to normal completion (second-operand length originally nonzero, but stepped to zero). |
| 13.   | Condition code 3 due to partial completion (second-operand length still nonzero).                          |

Figure 7-28. Priority of Execution: KM and KMC

### Programming Notes:

1. When condition code 3 is set, the general registers containing the operand addresses and length, and, for CIPHER MESSAGE WITH CHAINING, the chaining value in the parameter block, are usually updated such that the program can simply branch back to the instruction to continue the operation.


For unusual situations, the CPU protects against endless reoccurrence of the no-progress case and also protects against setting condition code 3 when the portion of the first and second operands to be reprocessed overlap in storage. Thus, the program can safely branch back to the instruction whenever condition code 3 is set with no exposure to an endless loop and no exposure to incorrectly retrying the instruction.

2. If the length of the second operand is nonzero initially and condition code 0 is set, the registers are updated in the same manner as for condition code 3. For CIPHER MESSAGE WITH CHAINING, the chaining value in this case is such that additional operands can be processed as if they were part of the same chain.


3. To save storage, the first and second operands may overlap exactly or the starting point of the first operand may be to the left of the starting point of the second operand. In either case, the overlap is not destructive.

## COMPARE


CR      R<sub>1</sub>,R<sub>2</sub>      [RR]







CGR      R<sub>1</sub>,R<sub>2</sub>      [RRE]



CGFR      R<sub>1</sub>,R<sub>2</sub>      [RRE]





The first operand is compared with the second operand, and the result is indicated in the condition code. For COMPARE (CR, C, CY), the operands are treated as 32-bit signed binary integers. For COMPARE (CGR, CG), they are treated as 64-bit signed binary integers. For COMPARE (CGFR, CGF), the second operand is treated as a 32-bit signed binary integer, and the first operand is treated as a 64-bit signed binary integer.

The displacement for C is treated as a 12-bit unsigned binary integer. The displacement for CY, CG, and CGF is treated as a 20-bit signed binary integer.


### Resulting Condition Code:

- 0    Operands equal
- 1    First operand low
- 2    First operand high
- 3    --

### Program Exceptions:

- Access (fetch, operand 2 of C, CY, CG, and CGF only)
- Operation (CY, if the long-displacement facility is not installed)

## COMPARE AND FORM CODEWORD



General register 2 contains an index, which is used along with contents of general registers 1 and 3 to designate the starting addresses of two fields in storage, called the first and third operands. The first and third operands are logically compared, and a codeword is formed for use in sort/merge algorithms.

The second-operand address is not used to address data. Bits 49-62 of the second-operand address, with one rightmost and one leftmost zero appended, are used as a 16-bit index limit. Bit 63 of the second-operand address is the operand-control bit. When bit 63 is zero, the codeword is formed from the high operand; when bit 63 is one, the codeword is formed from the low operand. The remainder of the second-operand address is ignored.

General registers 1 and 3 contain the base addresses of the first and third operands. Bits 48-63 of general register 2 are used as an index for addressing both the first and third operands. General registers 1, 2, and 3 must all initially contain even values; otherwise, a specification exception is recognized.


In the access-register mode, access register 1 specifies the address space containing the first and third operands.

The size of the units by which the first and third operands are compared, the size of the resulting codeword, and the participation of bits 0-31 of general registers 1, 2, and 3 in the operation depend on the addressing mode. In the 24-bit or 31-bit addressing mode, the comparison unit is two bytes, the codeword is four bytes, and bits 0-31 are ignored and remain unchanged. In the 64-bit addressing mode, the comparison unit is six bytes, the codeword is eight bytes, and bits 0-31 are used in and may be changed by the operation.

### Operation in the 24-Bit or 31-Bit Addressing Mode

## INSERT PROGRAM MASK

IPM R<sub>1</sub> [RRE]




The condition code and program mask from the current PSW are inserted into bit positions 34 and 35 and 36-39, respectively, of general register R<sub>1</sub>. Bits 32 and 33 of the register are set to zeros; bits 0-31 and 40-63 are left unchanged.

**Condition Code:** The code remains unchanged.


**Program Exceptions:** None.

## LOAD


LR R<sub>1</sub>,R<sub>2</sub> [RR]




LGR R<sub>1</sub>,R<sub>2</sub> [RRE]




LGFR R<sub>1</sub>,R<sub>2</sub> [RRE]




L R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RX]




| LY R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



LG R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



LGF R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



The second operand is placed unchanged at the first-operand location, except that, for LOAD (LGFR, LGF), it is sign extended.

| For LOAD (LR, L, LY), the operands are 32 bits, and, for LOAD (LGR, LG), the operands are 64 bits. For LOAD (LGFR, LGF), the second operand is treated as a 32-bit signed binary integer, and the first operand is treated as a 64-bit signed binary integer.

| The displacement for L is treated as a 12-bit unsigned binary integer. The displacement for LY, LG, and LGF is treated as a 20-bit signed binary integer.

**Condition Code:** The code remains unchanged.


**Program Exceptions:**

- | • Access (fetch, operand 2 of L, LY, LG, and LGF only)
- | • Operation (LY, if the long-displacement facility is not installed)


**Programming Note:** An example of the use of the LOAD instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."

## LOAD ACCESS MULTIPLE

LAM R<sub>1</sub>,R<sub>3</sub>,D<sub>2</sub>(B<sub>2</sub>) [RS]



| LAMY R<sub>1</sub>,R<sub>3</sub>,D<sub>2</sub>(B<sub>2</sub>) [RSY]



The set of access registers starting with access register R<sub>1</sub> and ending with access register R<sub>3</sub> is loaded from the locations designated by the second-operand address.

The storage area from which the contents of the access registers are obtained starts at the location designated by the second-operand address and continues through as many storage words as the number of access registers specified. The access registers are loaded in ascending order of their register numbers, starting with access register R<sub>1</sub> and continuing up to and including access register R<sub>3</sub>, with access register 0 following access register 15.

- | The displacement for LAM is treated as a 12-bit unsigned binary integer. The displacement for
- | LAMY is treated as a 20-bit signed binary integer.

The second operand must be designated on a word boundary; otherwise, a specification exception is recognized.


**Condition Code:** The code remains unchanged.

#### Program Exceptions:


- | • Access (fetch, operand 2)
- | • Operation (LAMY, if the long-displacement facility is not installed)
- | • Specification

## LOAD ADDRESS

LA R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RX]



| LAY R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RXY]



The address specified by the X<sub>2</sub>, B<sub>2</sub>, and D<sub>2</sub> fields is placed in general register R<sub>1</sub>. The address computation follows the rules for address arithmetic.

In the 24-bit addressing mode, the address is placed in bit positions 40-63, bits 32-39 are set to

zeros, and bits 0-31 remain unchanged. In the 31-bit addressing mode, the address is placed in bit positions 33-63, bit 32 is set to zero, and bits 0-31 remain unchanged. In the 64-bit addressing mode, the address is placed in bit positions 0-63.

- | The displacement for LA is treated as a 12-bit unsigned binary integer. The displacement for
- | LAY is treated as a 20-bit signed binary integer.

No storage references for operands take place, and the address is not inspected for access exceptions.

**Condition Code:** The code remains unchanged.

#### Program Exceptions:


- Operation (LAY if the long-displacement facility is not installed)

#### Programming Notes:

1. An example of the use of the LOAD ADDRESS instruction is given in Appendix A, "Number Representation and Instruction-Use Examples."
2. LOAD ADDRESS may be used to increment the rightmost bits of a general register, other than register 0, by the contents of the D<sub>2</sub> field of the instruction. LOAD ADDRESS (LAY) may also be used to decrement the rightmost bits of a register, other than register 0. The register to be incremented should be designated by R<sub>1</sub> and by either X<sub>2</sub> (with B<sub>2</sub> set to zero) or B<sub>2</sub> (with X<sub>2</sub> set to zero). The instruction updates 24 bits in the 24-bit addressing mode, 31 bits in the 31-bit addressing mode, and 64 bits in the 64-bit addressing mode.

## LOAD ADDRESS EXTENDED

LAE R<sub>1</sub>,D<sub>2</sub>(X<sub>2</sub>,B<sub>2</sub>) [RX]



The address specified by the X<sub>2</sub>, B<sub>2</sub>, and D<sub>2</sub> fields is placed in general register R<sub>1</sub>. Access register R<sub>1</sub> is loaded with a value that depends on the current value of the address-space-control bits, bits 16 and 17 of the PSW. If the address-space-control bits are 01 binary, the value placed