


Laboratory Report #3

Name: Josh Ratificar Date Completed: 09-23-2023

Laboratory Exercise Title: Structural Modeling of Combinational Circuits

Block Diagrams:



Above includes the block diagrams for this Laboratory Exercise. Based on the diagrams, the following can be concluded:

2x4 Decoder

3-Input Ports:

- A[0], A[1], E

4-Output Ports:

- D[0], D[1], D[2], D[3]

3x8 Decoder

4-Input Ports:

- A[0], A[1], A[2], E

8-Output Ports:

- D[0], D[1], D[2], D[3], D[4], D[5], D[6], D[7]



Exercise 3A:

Table 1.0 – *Truth Table for a 2x4 Decoder*

	INPUTS		OUTPUTS						
E	A_0	A_1	D_0	D_1	D_2	D_3			
0	0	0	0	0	0	0			
0	0	1	0	0	0	0			
0	1	0	0	0	0	0			
0	1	1	0	0	0	0			
1	0	0	0	0	0	1			
1	0	1	0	0	1	0			
1	1	0	0	1	0	0			
1	1	1	1	0	0	0			

Boolean Expressions:

 $D_3 = A_0'A_1'E$

 $D_2 = A_0' A_1 E$

 $D_1 = A_0 A_1' E$

 $D_0 = A_0 A_1 E$



```
2
          FILE:
                                  Decoder2x4.v
                                   Josh Ratificar
          AUTHOR:
 45
          class:
                                   Gr. 3 CpE 3101L Introduction to HDL
                                  Friday, 7:30 AM to 10:30 AM Decoder2x4.v module
          Group/Schedule
 6
          Description:
 7
8
9.01.23.45
    ⊟module Decoder2x4(
                                               // A[0] = A; A[1] = B;
                      [1:0] A.
          input
          input
                       [3:0] D
          output
          wire
                      [1:0] w;
                                               // Inverted Bus
                      N1(w[0],
N2(w[1],
A0(D[0],
A1(D[1],
A2(D[2],
A3(D[3],
                                  A[0]);
A[1]);
w[0].
w[1].
A[1].
A[0].
.6
          not
                                                   Not A <- W[0]
                                           w[1].
A[0].
w[0].
                                                   NOT B <- W[1]
          not
8 9 0 1 2 3
          and
                                                   E);
                                                   E);
E);
          and
          and
                                           W
          and
      endmodule
```

Figure 1.0 – *Decoder2x4.v Script*




Figure 1.1 – Decoder2x4.v Analysis and Elaboration Test Results






Figure 1.2 – 2x4-Decoder RTL View Output

```
FILE:
AUTHOR:
 3
                                           TD_Decoder2x4.V
                                           Josh Ratificar
                                           Gr.3 CpE 3101L Introduction to HDL
Friday, 7:30 AM to 10:30 AM
Decoder2x4 Test Bench
  4
             class:
             Group/Schedule
  567
             Description:
  8 9
        timescale 1 ns / 1 ps
module tb_Decoder2x4();
10
             reg [1:0] A;
reg E;
wire [3:0] D;
11
12
13
14
15
16
17
             Decoder2x4 UUT(A[1:0], E, D[3:0]);
             initial begin
                  $display("2to4 Decoder Simulation");
E = 1'b0; A = 2'b00; #10
                 E = 1'b0;
E = 1'b0;
E = 1'b0;
                                      A = 2'b00;
A = 2'b01;
A = 2'b10;
A = 2'b11;
18
19
20
21
22
23
24
25
26
                                                                          #10
                  E = 1'b1;
E = 1'b1;
E = 1'b1;
E = 1'b1;
                                      A = 2'b00;
                                                                          #10
                                      A = 2'b01;
A = 2'b10;
A = 2'b11;
                  Sstop;
27
28
             end
             initial begin
     8
29
30
                  $monitor("Time = %d ns \t Enable = %1b \t A = %2b \t D = %b", $time, E, A, D)
             end
        endmodule
31
```

Figure 1.3 – tb_*Decoder2x4.v Script for Testing Module*



Figure 1.4 – 2x4-Decoder RTL Simulation Output

2to4	Decoder Simulation											
Time	-	0	ns	Enable		0	A	*	00	D		0000
Time	-	10	ns	Enable		0	A		01	D		0000
Time	-	20	ns	Enable	=	0	A	=	10	D	-	0000
Time	-	30	ns	Enable		0	A		11	D	•	0000
Time	-	40	ns	Enable	=	1	A	=	00	D	=	0001
Time	-	50	ns	Enable	-	1	A	•	01	D	•	0010
Time	-	60	ns	Enable		1	A		10	D	•	0100
Time	-	70	ns	Enable	=	1	A	=	11	D	=	1000

Figure 1.5 – 2x4-Decoder Test Bench Monitor Output (Annotations to **Figure 1.4**)

Discussion of Results (Exercise 3A)

From what we can observe, the circuit is operating how it is expected. This is apparent by observing **Figure 1.5's** results in comparison to **Table 1.0's** truth table. The "*\$monitor*" command reflects the observable values in **Figure 1.4** and thus confirms that the test bench is appropriately designed. The output of this circuitry is dependent on the enabler. When the enabler is off, the output is 0.



Exercise 3B:

Table 2.0 – Truth Table for a 3x8 Decoder

]	INPUTS				OUT	PUTS					
E	A_0	A_1	A_2	D_0	D_1	D_2	D_3	D_4	D ₅	D_6	D ₇
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0



```
/**********
 2
        FILE:
                           Decoder3x8.v
 3
     *
        AUTHOR:
                            Josh Ratificar
                           Gr.3 CpE 3101L Introduction to HDL Friday, 7:30 AM to 10:30 AM
 4
     *
        Class:
 5
     *
        Group/Schedule
 6
                           Decoder3x8.v module
        Description:
 7
     **********
 8
   □module Decoder3x8(
 9
        input
                     [2:0] A,
10
        input
                     Γ7:01 D
11
        output
12
13
        wire [3:0] D1, D2;
14
   Decoder2x4 Dc2x4_1(
            .A(A[1:0]),
15
            .E(E & A[2]),
.D(D[7:4])
16
17
18
        );
19
20
   Decoder2x4 Dc2x4_2(
21
             .A(A[1:0]),
            .E(E & ~A[2]),
.D(D[3:0])
22
23
24
        );
25
     endmodule
```

Figure 2.0 – *Decoder3x8.v Script*




Figure 2.1 – Decoder3x8.v Analysis and Elaboration Test Results






Figure 2.2 – 3x8-Decoder RTL View Output

```
23
           FILE:
                                    tb_Decoder3x8.v
                                    Josh Ratificar
           AUTHOR:
                                    Gr.3 CpE 3101L Introduction to HDL
Friday, 7:30 AM to 10:30 AM
 4567
           class:
           Group/Schedule
          Description:
                                    Test bench for Decoder3x8.v
 89
      timescale 1 ns / 1 ps
module tb_Decoder3x8();
10
11
           reg
                    [2:0] A;
                  E;
[7:0] D;
12
           rea
13
           wire.
14
           Decoder3x8 UUT(A[2:0], E, D[7:0]);
15
           initial begin
16
     $display("Decoder 3x8 Simulation:");
$display("Enable STATUS [OFF].");
17
18
                               A = 3'b000; #10
A = 3'b001; #10
A = 3'b010; #10
19
               E = 1'b0;
               E = 1'b0;
20
21
22
23
               E = 1'b0;
                                A = 3'b011: #10
A = 3'b100; #10
A = 3'b101; #10
               E = 1'b0:
               E = 1'b0;
E = 1'b0;
24
25
               E = 1'b0;
                                A = 3'b110; #10
A = 3'b111; #10
26
               E = 1 b0:
27
28
               $display("Enable STATUS [ON].");
29
               E = 1'b1;
                                 A = 3'b000; #10
30
               E = 1'b1;
31
                                 A = 3'b001; #10
               E = 1'b1;
E = 1'b1;
E = 1'b1;
                                A = 3'b010; #10
A = 3'b011; #10
A = 3'b100; #10
32
33
34
               E = 1'b1;
                                 A = 3'b101; #10
35
                                A = 3'b110; #10
A = 3'b111; #10
36
               E = 1'b1;
E = 1'b1;
37
38
               $stop:
39
           end
40
     B
           initial begin
41
               $monitor("TIME = %d ns \t E = %1b \t A = %3b \t D = %8b", $time, E, A, D);
           end
42
43
      endmodule
```

Figure 2.3 – tb_*Decoder3x8.v Script for Testing Module*



Figure 2.4 – 3x8-Decoder RTL Simulation Output

```
Decoder 3x8 Simulation:
# Enable STATUS [OFF].
 TIME =
                                    E = 0
                                             A = 000
                                                        D = 000000000
 TIME =
                            10 ns
                                     E = 0
                                             A = 001
                                                        D = 000000000
                            20 ns
 TIME =
                                    E = 0
                                             A = 010
                                                        D = 000000000
 TIME =
                            30 ns
                                    E = 0
                                             A = 011
                                                        D = 000000000
 TIME =
                            40 ns
                                    E = 0
                                             A = 100
                                                        D = 000000000
 TIME =
                            50 ns
                                    E = 0
                                             A = 101
                                                        D = 000000000
 TIME =
                            60 ns
                                    E = 0
                                             A = 110
                                                        D = 000000000
 TIME =
                            70 ns
                                    E = 0
                                             A = 111
                                                        D = 000000000
 Enable STATUS [ON].
 TIME =
                                     E = 1
                                             A = 000
                                                        D = 00000001
                            80 ns
 TIME
                            90 ns
                                    E = 1
                                             A = 001
                                                        D = 00000010
                                    E = 1
 TIME =
                           100 ns
                                             A = 010
                                                        D = 00000100
                                    E = 1
                                             A = 011
                                                        D = 00001000
 TIME =
                           110 ns
                                             A = 100
                                                        D = 00010000
 TIME =
                           120 ns
 TIME =
                           130 ns
                                    E = 1
                                             A = 101
                                                        D = 00100000
 TIME =
                           140 ns
                                    E = 1
                                             A = 110
                                                        D = 01000000
                                    E = 1
                                             A = 111
 TIME =
                           150 ns
                                                        D = 10000000
```

Figure 2.5 – 3x8-Decoder Test Bench Monitor Output (Annotations to **Figure 2.4**)

Discussion of Results (Exercise 3B)

By modularizing, a 3x8 was created with the use of two 2x4-decoders. By creating a test bench (**Figure 2.3**), it was straight-forward verifying the results of the RTL simulation (**Figure 2.4**). As shown by the "*\$monitor*" command, the results of **Figure 2.5** reflect the behaviour observed in the truth table (**Figure 1.0**). As observed, the output is dependent on the enabler being on, which is the desired outcome of the enabler.