

Laboratory Report #6

Name: _____ Josh Ratificar _____ Date Completed: 12-08-2023 _____ Laboratory Exercise Title: Behavioral Modeling of Sequential Circuits

Block Diagrams:

Figure 1.0 – *Hex_to_7_Seg_Decoder Block Diagram*



Figure 2.0 – *Counter_4bit Block Diagram*





Exercise 5A:

Figure 1.1 –*JK*_*FF*.*v Script*

```
**********
    Group/Schedule
module JK_FF (
    input wire J,K,Reset, Clk,
    output reg Q, Q_bar
);
always @(negedge Clk, posedge Reset)
    begin
        if(Reset)
        begin
             Q <= 1'b0;
             Q_bar <= 1'b1;</pre>
        end
        case({J,K})
             2'b00:
                 begin
                      Q \leftarrow Q;
                      Q bar <= Q bar;
                 end
             2'b01:
                 begin
                      Q <= 1'b0;
                      Q_bar <= 1'b1;</pre>
                 end
             2'b10:
                 begin
                      0 <= 1'b1;</pre>
                      Q_bar <= 1'b0;</pre>
                 end
             2'b11:
                 begin
                      Q \leftarrow \sim Q;
                      Q_bar <= ~Q_bar;</pre>
                 end
        endcase
    end
endmodule
```



Figure 1.2 – JK_FF.v Analysis and Elaboration Test Results




Figure 1.3 – *JK_FF RTL View Output*







Figure 1.4 – *tb*_ *JK*_*FF*.*v Script for Testing Module*

```
*************
timescale 1 ns / 1 ps
module tb JK FF();
   reg J,K,Reset,Clk;
   wire 0,0 bar;
   JK_FF UUT(
       .J(J),
       .K(K),
       .Reset(Reset),
       .Clk(Clk),
       Q(Q)
       .Q_bar(Q_bar)
   );
   initial
       Clk = 1'b0;
   always
       \#5 Clk = \simClk;
   initial begin
       Reset = 1'b1;
                           #10
       Reset = 1'b0;
   end
   initial begin
       $display("Test Bench | JK FLIP FLOP...");
       J = 1'b0; K = 1'b0; #5
       J = 1'b0; K = 1'b1; #5
       J = 1'b1;
                 K = 1'b0; #5
       J = 1'b1; K = 1'b1; #5
       J = 1'b0;
                 K = 1'b0; #5
       J = 1'b0;
                 K = 1'b1; #5
       J = 1'b1;
                 K = 1'b0; #5
       J = 1'b1;
                  K = 1'b1; #5
       J = 1'b1;
                  K = 1'b1; #5
       $stop;
   end
   initial begin
       $monitor("Time = %2d ns | J = %b | K = %b | CLK = %b | RESET = %b | Q = %b |
Q_bar = %b", $time, J, K, Clk, Reset, Q, Q_bar);
```

endmodule






Figure 1.6 – *JK_FF Test Bench Monitor Output (Annotations to Figure 1.5)*

```
# Test Bench | JK FLIP FLOP...
# Time = 0 ns | J = 0 | K = 0 | CLK = 0 | RESET = 1 | Q = x | Q bar = x
# Time = 5 ns | J = 0 | K = 1 | CLK = 1 | RESET = 1 | Q = x | Q bar = x
# Time = 10 ns | J = 1 | K = 0 | CLK = 0 | RESET = 0 | Q = 1 | Q bar = 0
# Time = 15 ns | J = 1 | K = 1 | CLK = 1 | RESET = 0 | Q = 1 | Q bar = 0
# Time = 20 ns | J = 0 | K = 0 | CLK = 0 | RESET = 0 | Q = 1 |
# Time = 25 ns | J = 0 | K = 1 | CLK = 1 | RESET = 0 | Q = 1 |
# Time = 30 ns | J = 1 | K = 0 | CLK = 0 | RESET = 0 | Q = 1 | Q bar = 0
# Time = 35 ns | J = 1 | K = 1 | CLK = 1 | RESET = 0 | Q = 1 | Q bar = 0
# Time = 40 ns | J = 1 | K = 1 | CLK = 0 | RESET = 0 | Q = 0 | Q bar = 1
# ** Note: $stop
                  : C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - S
em 1/HDL/Laboratories/LE6/Verilog/JK_FF/tb_JK_FF.v(40)
    Time: 45 ns Iteration: 0 Instance: /tb_JK_FF
# Break in Module tb JK FF at C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Ye
ar 3 - Sem 1/HDL/Laboratories/LE6/Verilog/JK FF/tb JK FF.v line 40
```

Discussion of Results (Exercise 5A)

It appears that the simulation is working as expected according to the JK Flip Flop's behaviour as seen in **Figure 1.5**. The behaviour expected is that we can set, reset, no-change, and toggle. This can also be seen through **Figure 1.6** where we can see the asynchronous reset being called behaving as expected.



Exercise 5B:

Figure 2.1 – *Counter_4bit.v Script*

```
module Counter 4bit(
    input Clk, nReset, Load, Count en, Up,
    input [3:0] Count_in,
    output reg [3:0] Count out
);
    always @(negedge Clk, negedge nReset)
        begin
            if(nReset == 0) // Checking for Asynchronous Reset
                 Count out <= 4'b0000;
            else if(Load == 1) // Status of Load Pin
                Count out <= Count in;</pre>
            else if(Count_en == 1) // Counter Enable
                begin
                     if(Up == 1) // If up is high, then count up
                         Count_out <= Count_out + 1;</pre>
                     else // If up is low, then we should count down
                         Count_out <= Count_out - 1;</pre>
                end
        end
endmodule
```



Figure 2.2 – Counter_4bit.v Analysis and Elaboration Test Results




Figure 2.3 – Counter_4bit RTL View Output




Figure 2.4 – *tb_ Counter_4bit.v Script for Testing Module*



```
Counter_4bit UUT(
    .Clk(Clk),
    .nReset(nReset),
    .Load(Load),
    .Count en(Count en),
    .Up(Up),
    .Count in(Count in),
    .Count_out(Count_out)
);
always #5 Clk = ~Clk;
initial begin
    $display("Test Bench | Counter_4bit...");
    $display("Initialize inputs...");
    Clk = 0; nReset = 1; Load = 0; Count_en = 0; Up = 0; Count_in = 4'b0000; #10
    $display("Loading Counter with 15d");
    Load = 1; #10
    Load = 0; #10
    Count_in = 4'b1111; #10; // 15
    $display("Enabling Counting");
    Count_en = 1; #10
      $display("Countdown:");
    #10 Up = 0; Load = 0; Count en = 1; // 14
    Count_en = 1; #10; // 13
    Count en = 1; #10; // 12
    Count_en = 1; #10; // 11
    Count_en = 1; #10; // 10
    Count en = 1; #10; // 09
    Count en = 1; #10; // 08
    Count en = 1; #10; // 07
    Count_en = 1; #10; // 06
    Count_en = 1; #10; // 05
    Count en = 1; \#10; // 04
    Count_en = 1; #10; // 03
    Count_en = 1; #10; // 02
    Count_en = 1; #10; // 01
```



```
Count_en = 1; #10; // 00
       Up = 1; Count_en = 1; #10; // 01
       Count en = 1; #10; // 02
       Count_en = 1; #10; // 03
        Count en = 1; \#10; // 04
       Count_en = 1; #10; // 05
        Count_en = 1; #10; // 06
        Count_en = 1; #10; // 07
        $display("Resetting");
        nReset = 0; #10;
        nReset = 1; #10;
        $stop;
   end
   initial begin
        $display("Test Bench | Counter 4bit...");
       $monitor("Time = %2d ns | Clk = %b | nReset = %b | Load = %b | Count_en = %b |
Up = %b | Count_in = %b | Count_out = %d", $time, Clk, nReset, Load, Count_en, Up,
Count_in, Count_out);
   end
endmodule
```




Figure 2.5 – tb_ Counter_4bit RTL Simulation Output

Figure 2.6 – tb_ Counter_4bit Test Bench Monitor Output (Annotations to Figure 2.5)

```
# Test Bench | Counter 4bit...
# Initialize inputs...
 Test Bench | Counter 4bit...
# Time = 0 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 0 | Up = 0 | Count_in = 0000 | Count_out = x
 Time = 5 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 0 | Up = 0 | Count in = 0000 | Count out =
# Loading Counter with 15d
 Time = 10 ns | Clk = 0 | nReset = 1 | Load = 1 | Count en = 0 | Up = 0 | Count in = 0000 |
 Time = 15 ns | Clk = 1 | nReset = 1 | Load = 1 | Count_en = 0 | Up = 0 | Count_in = 0000 |
                                                                                             Count out =
 Time = 20 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 0 | Up = 0 | Count_in = 0000
                                                                                             Count out =
# Time = 25 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 0 | Up = 0 | Count in = 0000 | Count out = 0
 Time = 30 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 0 | Up = 0 | Count_in = 1111 | Count_out = 0
# Time = 35 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 0 | Up = 0 | Count in = 1111 | Count out =
# Enabling Counting
# Time = 40 ns | Clk = 0 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out = 15
# Time = 45 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out = 15
# Countdown:
# Time = 50 ns | Clk = 0 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out = 14
 Time = 55 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out = 14
# Time = 60 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out = 13
 Time = 65 ns | Clk = 1 | nReset = 1 | Load = 0 |
                                                  Count en = 1 | Up = 0 | Count in = 1111 |
# Time = 70 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 |
                                                                                             Count out = 12
 Time = 75 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 |
                                                                                             Count out = 12
# Time = 80 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 |
                                                                                             Count_out = 11
 Time = 85 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 |
                                                                                             Count out = 11
# Time = 90 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out = 10
 Time = 95 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out = 10
# Time = 100 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out = 9
 Time = 105 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out = 9
# Time = 110 ns | Clk = 0 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out = 8
```



```
# Time = 115 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out =
  # Time = 120 ns | Clk = 0 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out =
  # Time = 125 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out =
  # Time = 130 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out =
  # Time = 135 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out =
  # Time = 140 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out =
  # Time = 145 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out =
  # Time = 150 ns | Clk = 0 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out =
  # Time = 155 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out =
  # Time = 160 ns | C1k = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out =
  # Time = 165 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out =
  # Time = 170 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out =
  # Time = 175 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out =
  # Time = 180 ns | Clk = 0 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out =
  # Time = 185 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out =
  # Time = 190 ns | Clk = 0 | nReset = 1 | Load = 0 | Count en = 1 | Up = 0 | Count in = 1111 | Count out =
  # Time = 195 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 0 | Count_in = 1111 | Count_out =
  # Time = 200 ns | Clk = 0 | nReset = 1 | Load = 0 | Count en = 1 | Up = 1 | Count in = 1111 | Count out =
  # Time = 205 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 1 | Count in = 1111 | Count out =
  # Time = 210 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out =
  # Time = 215 ns | C1k = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out =
  # Time = 220 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out =
  # Time = 225 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 1 | Count in = 1111 | Count out =
  # Time = 230 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out =
  # Time = 235 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out =
  # Time = 240 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out =
  # Time = 245 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out =
  # Time = 250 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out =
  # Time = 255 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 1 | Count in = 1111 | Count out =
 # Time = 260 ns | Clk = 0 | nReset = 1 | Load = 0 | Count en = 1 | Up = 1 | Count in = 1111 | Count out =
  # Time = 265 ns | Clk = 1 | nReset = 1 | Load = 0 | Count en = 1 | Up = 1 | Count in = 1111 | Count out = 7
  # Resetting
Time = 275 ns | Clk = 1 | nReset = 0 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out = 0

Time = 280 ns | Clk = 0 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out = 1

Time = 285 ns | Clk = 1 | nReset = 1 | Load = 0 | Count_en = 1 | Up = 1 | Count_in = 1111 | Count_out = 1

** Note: Sstop : C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE6/Verilog/Counter_4bit/tb_Counter_4bit
   Time: 290 ns Iteration: 0 Instance: /tb_Counter_4bit
Break in Module to Counter 4bit at C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE6/Verilog/Counter 4bit
/tb_Counter_4bit.v line 74
```

Discussion of Results (Exercise 5B)

The 4-bit counter operates as expected as observed in **Figure 2.5**. Through the test bench, we confirmed that the circuit can switch to countdown mode and as well count up mode. The asynchronous active low reset as well works as expected. There is no change when the clock is low which is also the behaviour that is desired. The **Figure 2.6** "\$monitor" command really makes it easier to see that this behaviour is consistent.