


Laboratory Report #4

Name: Josh Ratificar Date Completed: 10-02-2023

Laboratory Exercise Title: Dataflow Modeling of Combinational Circuits

Block Diagrams:



Above includes the block diagrams for this Laboratory Exercise. Based on the diagrams, the following can be concluded:

4-Bit Comparator

8-Input Ports:

- A[0], A[1], A[2], A[3], B[0], B[1], B[2], B[3]

3-Output Ports:

- R[2], R[1], R[0]

NOTE

G ("greater than" is TRUE) | R [2] = G (1 if A > B, else 0)

E ("equal to" is TRUE) | R [1] = E (1 if A = B, else 0)

L ("less than" is TRUE) | R [0] = L (1 if A < B, else 0)



Exercise 4A:

```
/********
 1
     *
 2
         FILE:
                              FourBitComparator.v
 3
     ÷
         AUTHOR:
                              Josh Ratificar
                             Gr.3 CpE 3101L Introduction to HDL Friday, 7:30 AM to 10:30 AM
     *
 4
         class:
 5
     *
         Group/Schedule
 6
7
                             FourBitComparator.v module
         Description:
     **************
 8
    □module FourBitComparator(
 9
                   [3:0]A,
[3:0]B,
         input
10
         input
11
         output
                   [2:0]R
    L);
12
13
         wire
                   [2:0]common;
         // A > B @ R2 |R [2] = G (1 if A > B, else 0) assign R[2] = (A > B)? 1'b1 : 1'b0;
14
15
16
17
         // A = B @ R[1] | R[1] = E (1 if A = B, else 0)
18
         assign R[1] = (A == B)? 1'b1 : 1'b0;
19
20
         // A < B @ R[1] | R[1] = E (1 if A < B, else 0) assign R[0] = (A < B)? 1'b1 : 1'b0;
21
22
23
     endmodule
24
```

Figure 1.0 – FourBitComparator.v Script




Figure 1.1 – FourBitComparator.v Analysis and Elaboration Test Results




Figure 1.2 – FourBitComparator RTL View Output

```
123
                                        FILE:
                                                                               tb_FourBitComparator.v
                                        AUTHOR:
                                                                               Josh Ratificar
                         4
                                                                               Gr.3 CpE 3101L Introduction to HDL Friday, 7:30 AM to 10:30 AM
                                        class:
                         5
                                        Group/Schedule
                         6
                                        Description:
                                                                               tb_FourBitComparator.v module
                                 timescale 1 ns/ 1 ps
module tb_FourBitComparator();
                         8
                         9
                                                     [3:0] A, B;
[2:0] R;
                       10
                                        reg
                                        wire
                       11
                                        FourBitComparator UUT(
                       12
                       13
                                               .A(A),
                       14
                       15
                                               .R(R)
                                        );
initial begin
                       16
                       17
                                              $display("Test Bench | tb_FourBitComparator...");
// Test cases for A < B
$display("A < B");</pre>
                       18
                       19
                       20
                                              A = 4'b0100; B = 4'b1010; #10; // A < B
A = 4'b1100; B = 4'b1111; #10; // A < B
A = 4'b0010; B = 4'b1101; #10; // A < B
A = 4'b0011; B = 4'b1101; #10; // A < B
                       21
22
23
                       24
25
26
27
28
29
                      / Test cases for A = B
                   Xdisplay("A = B");

A = 4 bill0; B = 4 bill0; #10; // A = B

A = 4 bill1; B = 4 bill1; #10; // A = B

A = 4 bill1; B = 4 bill0; #10; // A = B

A = 4 bill00; B = 4 bill00; #10; // A = B

A = 4 bill00; B = 4 bill00; #10; // A = B
31
33
34
35
                       Test cases for A > B
                   % Sdisplay("A > 8");

A = 4 b0001; B = 4 b0000; #10; // A > B

A = 4 b0101; B = 4 b110; #10; // A > B

A = 4 b0101; B = 4 b0011; #10; // A > B

A = 4 b0010; B = 4 b0001; #10; // A > B
36
37
38
39
40
41
42
43
                    Sstop;
              end
              initial begin
Smonitor("Time = %2d ns\t A = %d | [%b]\t B = %d [%b]\t R = %b", Stime, A, A, B, B, R);
              end
        endmodule
```

Figure 1.3 – tb_ FourBitComparator.v Script for Testing Module






Figure 1.4 – Four Bit Comparator RTL Simulation Output

```
Test Bench | tb_FourBitComparator...
                                           B = 18 (1010)
                                           B = 15
B = 13
                                 [0010]
                                                    f11011
                                 [0011]
  Time = 50 ns
                   A = 15 1
A = 8 1
                                411111
                                          B = 15
B = 6
B = 0
                                                    (1111)
  Time - 70 ne
  Time - 50 ms A - 15 | [1111] B - 14 [1110] R - 100
Time - 100 ms A - 5 | [0101] B - 3 [0011] R - 100
Time - 110 ms A - 2 | [0010] B - 1 [0001] H - 100
                          1 C:/Users/jcahr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sen 1/HDL/Laboratories/LE4/Verilog/FourBitComparator/tb_FourBitComparator.v(35
  ** Note: @stop : C:/Users/joshr/OneDrive/Desktop/University
Time: 120 ns Iteration: 0 Instance: /tb FourBitComparator
# Break in Hodule th YourBitComparator at C:/Users/joshr/OneDrive/Deaktop/University of San Carlos/USC Year 3 - Sen 1/HDL/Laboratories/E84/Verilog/FourBitComparator/th_Fo
 arator.w line 39
```

Figure 1.5 – Four Bit Comparator Test Bench Monitor Output (Annotations to **Figure 1.4**)

Discussion of Results (Exercise 3A)

By observing the Test bench script (**Figure 1.3**), we expect that the respective R bit reflect the comparison between two four-bit inputs. This is the best-case desired behaviour expected which after simulating through RTL simulation (**Figure 1.4**), R appropriately and respectively changes every 40 ns. This is how the test bench was setup, and we can furthermore observe this behaviour in **Figure 1.5**. In conclusion, our design for our comparator works even when we applied Data Flow design in HDL Verilog.