

# **Laboratory Report #4**

Name: Josh Ratificar Date Completed: 10-02-2023

Laboratory Exercise Title: Dataflow Modeling of Combinational Circuits

**Block Diagrams:** 



Above includes the block diagrams for this Laboratory Exercise. Based on the diagrams, the following can be concluded:

# **4-Bit Comparator**

# **8-Input Ports:**

- A[0], A[1], A[2], A[3], B[0], B[1], B[2], B[3]

#### **3-Output Ports:**

- R[2], R[1], R[0]

#### **NOTE**

G ("greater than" is TRUE) | R [2] = G (1 if A > B, else 0)

E ("equal to" is TRUE) | R [1] = E (1 if A = B, else 0)


L ("less than" is TRUE) | R [0] = L (1 if A < B, else 0)



#### **Exercise 4A:**


```
/********
 1
      'n.
 2
         FILE:
                              FourBitComparator.v
 3
     ÷
         AUTHOR:
                              Josh Ratificar
                              Gr.3 CpE 3101L Introduction to HDL Friday, 7:30 AM to 10:30 AM
     *
 4
         class:
 5
         Group/Schedule
 6
7
                              FourBitComparator.v module
         Description:
     *************
 8
    □module FourBitComparator(
 9
                   [3:0]A,
[3:0]B,
         input
10
         input
11
         output
                    [2:0]R
    L);
12
13
         wire
                   [2:0]common;
         // A > B @ R2 |R [2] = G (1 if A > B, else 0) assign R[2] = (A > B)? 1'b1 : 1'b0;
14
15
16
17
18
         // A = B @ R[1] | R[1] = E (1 if A = B, else 0)
         assign R[1] = (A == B)? 1'b1 : 1'b0;
19
20
         // A < B @ R[1] | R[1] = E (1 if A < B, else 0) assign R[0] = (A < B)? 1'b1 : 1'b0;
21
22
23
      endmodu le
24
```

**Figure 1.0** – FourBitComparator.v Script



**Figure 1.1** – FourBitComparator.v Analysis and Elaboration Test Results






**Figure 1.2** – FourBitComparator RTL View Output

/\*\*\*\*\*\*\*\*\*\*

```
FILE:
                                                                                                                                                                                                       tb_FourBitComparator.v
                                                               3
                                                                                     ÷
                                                                                                    AUTHOR:
                                                                                                                                                                                                       Josh Ratificar
                                                                                     *
                                                                                                                                                                                                      Gr.3 CpE 3101L Introduction to HDL Friday, 7:30 AM to 10:30 AM
                                                                                                    class:
                                                               5
6
7
                                                                                                    Group/Schedule
                                                                                                    Description:
                                                                                                                                                                                                       tb_FourBitComparator.v module
                                                                                    `timescale 1 ns/ 1 ps
module tb_FourBitComparator();
                                                               8
                                                              9
                                                                                                                                    [3:0] A, B;
[2:0] R;
                                                          10
                                                                                                    reg
                                                                                                    wire
                                                          11
                                                                                                     FourBitComparator UUT(
                                                          12
                                                                                                                      .A(A),
                                                          13
                                                         14
15
                                                                                                                     .B(B),
                                                                                                                       .R(R)
                                                                                                    );
initial begin
                                                          16
                                                          17
                                                                              $display("Test Bench | tb_FourBitComparator...");
// Test cases for A < B
$display("A < B");</pre>
                                                          18
19
                                                          20
                                                                                                                    A = 4'b0100; B = 4'b1010; #10; // A < B
A = 4'b1100; B = 4'b1111; #10; // A < B
A = 4'b0010; B = 4'b1101; #10; // A < B
A = 4'b0011; B = 4'b1101; #10; // A < B
                                                          21
22
                                                          23
                                                          24
25
26
27
28
29
                                                          / Test cases for A = B
                                                 // lest cases for A = B

$\footnote{S}\text{display("A = B");} \text{A = 4'b1110; B = 4'b1110; #10; // A = B} \text{A = 4'b1100; B = 4'b1011; #10; // A = B} \text{A = 4'b1000; B = 4'b1000; #10; // A = B} \text{A = 4'b0000; B = 4'b0000; #10; // A = B} \text{A = 4'b0000; B = 4'b0000; #10; // A = B} \text{A = 4'b0000; B = 4'b0000; #10; // A = B} \text{A = 4'b0000; B = 4'b0000; #10; // A = B} \text{A = B = B} \text{A = B} \text{A = B = B = B = B = B = B} \text{A = B = B = B = B = B = B} \text
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
                                                              Test cases for A > B
                                                 // lest cases for A > B Sdisplay("A > B");
A = 4'b0001; B = 4'b0000; #10; // A > B A = 4'b1111; B = 4'b1110; #10; // A > B A = 4'b0101; B = 4'b0011; #10; // A > B A = 4'b0010; B = 4'b0001; #10; // A > B Sstop;
                                     end
                                   end
initial begin
$monitor("Time = %2d ns\t A = %d | [%b]\t B = %d [%b]\t R = %b", $time, A, A, B, B, R);
                                    end
                     endmodule
```

**Figure 1.3** – tb\_ FourBitComparator.v Script for Testing Module



**Figure 1.4** – Four Bit Comparator RTL Simulation Output

```
= 10 [10101
                                     = 15
                                  B = 13
                     2
                          [0010]
                                          [1101]
                          f00111
 Time = 50 ns
                A = 15
                          [1111]
                                  B = 15
                                          [1111]
 Time = 90 ns A = 15 |
                                  B = 14 [1110]
                          [1111]
                                                  R = 100
                                  B = 3 [0011] R = 100
B = 1 [0001] R = 100
 Time = 100 ns
 Time = 100 ns A = 5 |
Time = 110 ns A = 2 |
                         [ [0101]
                           [0010]
                     : C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE4/Verilog/FourBitComparator/tb_FourBitComparator.v(39
 ** Note: $stop
                   Iteration: 0 Instance: /tb_FourBitComparator
    Time: 120 ns
# Break in Module tb_FourBitComparator at C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE4/Verilog/FourBitComparator/tb_F0
parator.v line 39
```

**Figure 1.5** – Four Bit Comparator Test Bench Monitor Output (Annotations to **Figure 1.4**)

#### **Discussion of Results (Exercise 4A)**


By observing the Test bench script (**Figure 1.3**), we expect that the respective R bit reflect the comparison between two four-bit inputs. This is the best-case desired behaviour expected which after simulating through RTL simulation (**Figure 1.4**), R appropriately and respectively changes every 40 ns. This is how the test bench was setup, and we can furthermore observe this behaviour in **Figure 1.5**. In conclusion, our design for our comparator works even when we applied Data Flow design in HDL Verilog.




#### **Exercise 4B:**

```
/*************
 23
          FILE:
                                n_bit4x1Multiplexer.v
      *
                                Josh Ratificar
          AUTHOR:
                                Gr.3 CpE 3101L Introduction to HDL Friday, 7:30 AM to 10:30 AM n_bit4x1Multiplexer.v module
 4
          class:
 5
          Group/Schedule
         Description:
      module n_bit4x1Multiplexer
 8
 9
      \#(parameter n = 4)
10
    □(
         input [(n-1):0] A, B, C, D,
input [1:0] S,
output [(n-1):0] Y
11
12
13
14
          assign Y = (S == 2'b00) ? A : (S == 2'b01) ? B : (S == 2'b10) ? C : (S == 2'b11) ? D : \{n\{1'b0\}\};
15
16
```

**Figure 2.0** –  $n_bit4x1Multiplexer.v$  *Script* 



**Figure 2.1** – *n\_bit4x1Multiplexer.v Analysis and Elaboration Test Results* 




**Figure 2.2** – *n\_bit4x1Multiplexer RTL View Output* 



```
*********
  1
                                      tb_4_bit4x1Multiplexer.v
 23456789
         FILE:
          AUTHOR:
                                      Josh Ratificar
                                      Gr.3 CpE 3101L Introduction to HDL Friday, 7:30 AM to 10:30 AM tb_4_bit4x1Multiplexer.v test bench for n_bit4x1Multiplexer
         class:
         Group/Schedule
         Description:
                                           ********
        dule tb_4_bit4x1Multiplexer();
         reg [3:0] A, B, C, D;
reg [1:0] S;
wire [3:0] Y;
10
11
12
      □ n_bit4x1Multiplexer #(.n(4)) UUT(
13
14
              .A(A),
              .B(B),
15
16
17
               .c(c),
               .D(D),
18
               .s(s),
               .Y(Y)
19
20
      initial begin
  Sdisplay("Test Bench | tb_4_bit4x1Multiplexer...");
  Sdisplay("Test case 1: Select A");
  A = 4'b1010; B = 4'b0110; C = 4'b1101; D = 4'b0001; S = 2'b00; #10;
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
          $display("Test case 2: Select B");
A = 4'b1010; B = 4'b0110; C = 4'b1101; D = 4'b0001; S = 2'b01; #10;
          $display("Test case 3: Select C");
A = 4'b1010; B = 4'b0110; C = 4'b1101; D = 4'b0001; S = 2'b10; #10;
          $display("Test case 4: Select D");
A = 4'b1010; B = 4'b0110; C = 4'b1101; D = 4'b0001; S = 2'b11; #10;
$stop;
       end
      ⊟
     end
dmodule
```

**Figure 3.0** – *tb\_4\_bit4x1Multiplexer.v Script for Testing Module* 



**Figure 3.1** – *tb\_4\_bit4x1Multiplexer RTL Simulation Output* 




```
# Test Bench | tb_4_bit4x1Multiplexer...
# Test case 1: Select A
# Time = 0 ns |A = 10 [1010] | B = 6 [0110] | |C = 13 [1101] | |D = 1 [0001] | |S = 0 [00] | |Y = 10 [1010] |
# Test case 2: Select B
# Time = 10 ns |A = 10 [1010] | |B = 6 [0110] | |C = 13 [1101] | |D = 1 [0001] | |S = 1 [01] | |Y = 6 [0110] |
# Test case 3: Select C
# Time = 20 ns |A = 10 [1010] | |B = 6 [0110] | |C = 13 [1101] | |D = 1 [0001] | |S = 2 [10] | |Y = 13 [1101] |
# Test case 4: Select D
# Time = 30 ns |A = 10 [1010] | |B = 6 [0110] | |C = 13 [1101] | |D = 1 [0001] | |S = 2 [10] | |Y = 13 [1101] |
# Test case 4: Select D
# Time = 30 ns |A = 10 [1010] | |B = 6 [0110] | |C = 13 [1101] | |D = 1 [0001] | |S = 3 [11] | |Y = 1 [0001] |
# ** Note: %stop : C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE4/Verilog/n-bit4x1Multiplexer.v(34)
# Time: 40 ps Iteration: 0 Instance: /tb_4_bit4x1Multiplexer
# Break in Module tb_4_bit4x1Multiplexer at C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE4/Verilog/n-bit4x1Multiplexer/tb_4_bit4x1Multiplexer.v line 34
```

**Figure 3.2** – tb\_4\_bit4x1Multiplexer Test Bench Monitor Output (Annotations to **Figure 3.1**)

```
/************
  2
                FILE:
                                                    tb_8_bit4x1Multiplexer.v
   3
          *
                                                    Josh Ratificar
                AUTHOR:
          *
                                                  Gr.3 CpE 3101L Introduction to HDL Friday, 7:30 AM to 10:30 AM tb_8_bit4x1Multiplexer.v test bench for n_bit4x1Multiplexer
   4
                class:
          *
  5
6
7
8
9
                Group/Schedule
                Description:
          *********
          module tb_8_bit4x1Multiplexer();
                reg [7:0] A, B, C, D;
reg [1:0] S;
wire [7:0] Y;
10
11
12
13
                n_bit4x1Multiplexer #(.n(8)) UUT(
        14
                      .A(A),
                      .в(в),
15
16
                      .c(c),
                      .D(D),
 17
18
                       .s(s),
 19
20
                );
          initial begin
    Sdisplay("Test Bench | tb_8_bit4x1Multiplexer...");
    Sdisplay("Test case 1: Select A");
    A = 8 'bi01001010; B = 8'bo1100110; C = 8'bi11011101; D = 8'b00010001; S = 2'b00; #10;
    Sdisplay("Test case 2: Select B");
    A = 8 'bi0101010; B = 8'b01100110; C = 8'b11011101; D = 8'b00010001; S = 2'b01; #10;
    Sdisplay("Test case 3: Select C");
    A = 8 'bi010101010; B = 8'b01100110; C = 8'b11011101; D = 8'b00010001; S = 2'b10; #10;
    Sdisplay("Test case 4: Select D");
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
               A = 8'b10101010; B = 8 b01100110; C = 8'b1011101; D = 8'b00010001; S = 2'b11; #10; A = 8'b10101010; B = 8'b01100110; C = 8'b11011101; D = 8'b00010001; S = 2'b11; #10;
           endmodule
```

**Figure 4.0** – tb 8 bit4x1Multiplexer.v Script for Testing Module



**Figure 4.1** – *tb\_4\_bit4x1Multiplexer RTL Simulation Output* 



```
# Test Bench | tb_8_bit4x1Multiplexer...
# Test case 1: Select A
# Time = 0 ns |A = 170 [10101010]| |B = 102 [01100110]| |C = 221 [11011101]| |D = 17 [00010001]| |S = 0 [00]| |Y = 170 [10101010]|
# Test case 2: Select B
# Time = 10 ns |A = 170 [10101010]| |B = 102 [01100110]| |C = 221 [11011101]| |D = 17 [00010001]| |S = 1 [01]| |Y = 102 [01100110]|
# Test case 3: Select C
# Time = 20 ns |A = 170 [10101010]| |B = 102 [01100110]| |C = 221 [11011101]| |D = 17 [00010001]| |S = 2 [10]| |Y = 221 [11011101]|
# Test case 4: Select D
# Time = 30 ns |A = 170 [10101010]| |B = 102 [01100110]| |C = 221 [11011101]| |D = 17 [00010001]| |S = 3 [11]| |Y = 17 [00010001]|
# ** Note: $stop : C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE4/Verilog/n-bit4xlMultiplexer.v(31)
# Time: 40 ps Iteration: 0 Instance: /tb_8_bit4xlMultiplexer
# Break in Module tb_8_bit4xlMultiplexer at C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE4/Verilog/n-bit4xlMultiplexer.v line 31
```

**Figure 4.2** – tb\_4\_bit4x1Multiplexer Test Bench Monitor Output (Annotations to **Figure 4.1**)

## **Discussion of Results (Exercise 4B)**

### PART 1:

In **Figure 3.0**, this test bench is setup for a 4-bit 4 to 1 Mux. We are testing every possible combination of S to validate our circuit's behaviour. In our test-bench RTL simulation (**Figure 3.1**), we can observe that we tested four separate cases to select either A, B, C, or D. This behaviour is apparent every 10 ns, where the output across Y reflects its respective selection's four bits. To further strengthen this finding, we utilized the "\$monitor" and "\$display" commands to visually validate the behaviour which can be seen in **Figure 3.2**. Thus, our flexible n-bit 4 to 1 Mux operates as expected when n-bits is set to 4.

#### PART 2:

Likewise, **Figure 4.0** is setup for an 8-bit 4 to 1 Mux. The test-benches are set-up similarly, but there were as well additional input/output ports needed to accommodate the additional bits. In **Figure 4.1**, we can see that the same behaviour as described in **Figure 3.1** can be observed. Complementing this finding, **Figure 4.2** monitors which 8-bits are selected across Y, and our four test-cases reflect that only one of the 8-bits can be selected depending on S inputs. From this, we can conclude that our n-bits 4 to 1 Mux as well operates expectedly when n-bits is set to 8.