


### **Laboratory Report #5**

Name: \_\_\_\_\_ Josh Ratificar \_\_\_\_\_ Date Completed: 11-10-2023 Laboratory Exercise Title: Behavioral Modeling of Combinational Circuits

TJ Albiana (1984) ← ME

Rafinan ← ECE

# **Block Diagrams:**



**Figure 1.0** – *Hex\_to\_7\_Seg\_Decoder Block Diagram* 



**Figure 2.0** – *n\_bit\_ALU Block Diagram* 



#### **Exercise 5A:**


**Figure 1.1** – *Hex\_to\_7seg\_Decoder.v Script* 

```
module Hex_to_7seg_Decoder (
    input [3:0] Hex,
    input DP,
    output reg [7:0] SSeg
);
    always @(*)
    begin
        case ({DP, Hex})
            5'b00000 : SSeg = 8'b00000001; // SSeg output = 0
            5'b00001 : SSeg = 8'b10011111; // SSeg output = 1
            5'b00010 : SSeg = 8'b00100101; // SSeg output = 2
            5'b00011 : SSeg = 8'b00001101; // SSeg output = 3
            5'b00100 : SSeg = 8'b10011001; // SSeg output = 4
            5'b00101 : SSeg = 8'b01001001; // SSeg output = 5
            5'b00110 : SSeg = 8'b01000001; // SSeg output = 6
            5'b00111 : SSeg = 8'b00011111; // SSeg output = 7
            5'b01000 : SSeg = 8'b00000001; // SSeg output = 8
            5'b01001 : SSeg = 8'b00001001; // SSeg output = 9
            5'b01010 : SSeg = 8'b00010001; // SSeg output = A
            5'b01011 : SSeg = 8'b11000001; // SSeg output = B
            5'b01100 : SSeg = 8'b01100011; // SSeg output = C
            5'b01101 : SSeg = 8'b10000101; // SSeg output = D
            5'b01110 : SSeg = 8'b01100001; // SSeg output = E
            5'b01111 : SSeg = 8'b01110001; // SSeg output = F
            5'b10000 : SSeg = 8'b00000000; // SSeg output = 0
            5'b10001 : SSeg = 8'b10011110; // SSeg output = 1
            5'b10010 : SSeg = 8'b00100100; // SSeg output = 2
            5'b10011 : SSeg = 8'b00001100; // SSeg output = 3
            5'b10100 : SSeg = 8'b10011000; // SSeg output = 4
            5'b10101 : SSeg = 8'b01001000; // SSeg output = 5
```




```
5'b10110 : SSeg = 8'b01000000; // SSeg output = 6
5'b10111 : SSeg = 8'b00011110; // SSeg output = 7
5'b11000 : SSeg = 8'b00000000; // SSeg output = 8
5'b11001 : SSeg = 8'b00010000; // SSeg output = 9
5'b11010 : SSeg = 8'b00010000; // SSeg output = A
5'b11011 : SSeg = 8'b11000000; // SSeg output = B
5'b11100 : SSeg = 8'b01100010; // SSeg output = C
5'b11101 : SSeg = 8'b10000100; // SSeg output = D
5'b11110 : SSeg = 8'b01100000; // SSeg output = E
5'b11111 : SSeg = 8'b01110000; // SSeg output = F
endcase
end
endmodule
```

**Figure 1.2** – *Hex\_to\_7seg\_Decoder.v Analysis and Elaboration Test Results* 



**Figure 1.3** – *Hex\_to\_7seg\_Decoder RTL View Output* 




**Figure 1.4** – *tb\_Hex\_to\_7seg\_Decoder.v Script for Testing Module* 

```
Group/Schedule
module tb_Hex_to_7seg_Decoder();
    reg [3:0] Hex;
    reg DP;
    wire [7:0] SSeg;
    Hex_to_7seg_Decoder UUT(
        .Hex(Hex),
        .DP(DP),
        .SSeg(SSeg)
    initial begin
        $display("Test Bench | Hex_to_7seg_Decoder...");
        $display("DP is OFF...");
        DP = 1'b0;
                        Hex = 4'b0000;
                                             #10;
        DP = 1'b0;
                        Hex = 4'b0001;
                                             #10;
        DP = 1'b0;
                        Hex = 4'b0010;
                                             #10;
        DP = 1'b0;
                        Hex = 4'b0011;
                                             #10;
        DP = 1'b0;
                        Hex = 4'b0100;
                                             #10;
```

```
DP = 1'b0;
                             Hex = 4'b0101;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b0110;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b0111;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b1000;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b1001;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b1010;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b1011;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b1100;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b1101;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b1110;
                                                  #10;
            DP = 1'b0;
                             Hex = 4'b1111;
                                                  #10;
        $display("DP is ON...");
            DP = 1'b1;
                             Hex = 4'b0000;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b0001;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b0010;
                                                  #10;
                             Hex = 4'b0011;
            DP = 1'b1;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b0100;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b0101;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b0110;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b0111;
                                                  #10;
            DP = 1'b1;
                                                  #10;
                             Hex = 4'b1000;
            DP = 1'b1;
                             Hex = 4'b1001;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b1010;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b1011;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b1100;
                                                  #10;
                             Hex = 4'b1101;
            DP = 1'b1;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b1110;
                                                  #10;
            DP = 1'b1;
                             Hex = 4'b1111;
                                                  #10;
            $stop;
        end
        initial begin
            $monitor("Time = %2d ns | DP = %b | HEX = %b | SSeg = %b", $time, DP, Hex,
SSeg);
        end
    endmodule
```






**Figure 1.5** – *Hex\_to\_7seg\_Decoder RTL Simulation Output* 




**Figure 1.6** – *Hex\_to\_7seg\_Decoder Test Bench Monitor Output (Annotations to Figure 1.5)* 



**Figure 1.7** – *FPGA Outputs* 







### **Discussion of Results (Exercise 5A)**

The outcomes depicted in **Figure 1.5** reveal that the Verilog script adheres to our anticipated behavior as per our programming directives. Corroborating this assertion, **Figure 1.6** substantiates the characteristics of the Hex\_to\_7\_seg behavior. Moreover, subsequent to validation through the test bench, we proficiently programmed the Field-Programmable Gate Array (FPGA) to produce the designated results, as illustrated in **Figure 1.7**.



#### **Exercise 5B:**

**Figure 2.1** – *ALU\_n\_bit.v Script* 


```
module ALU_n_bit
\#(parameter n = 4)
    input [(n-1):0] A,
    input [(n-1):0] B,
    input CB_in,
    input [2:0] Mode,
    output reg [(n-1):0]Result,
    output reg CB_out
);
    always @(*)
    begin
    case (Mode)
        3'b000: begin // 0: Addition (A + B) with carry
                        Result = A + B + CB in;
                        CB_{out} = (A + B + CB_{in}) > ((2**n)-1);
                    end
```




```
3'b001 :
                         begin // 1: Subtract (A - B) with borrow
                                     15 - 12 -> 1 1011B
                             Result = ((A + CB_in) < B)? (B - (A+CB_in)) : ((A+CB_in) - CA+CB_in)
B);
                             CB_{out} = ((A + CB_{in}) < B)? 1'b1 : 1'b0;
                         end
            3'b010 :
                         begin // Bitwise AND of A and B
                             Result = A & B;
                             CB out = 0;
                         end
            3'b011 :
                         begin // Bitwise OR of A and B
                             Result = A | B;
                             CB out = 0;
                         end
            3'b100 :
                         begin // Bitwise XOR of A and B
                             Result = (A ^ B);
                             CB out = 0;
                         end
                         begin // Complement of A
            3'b101 :
                             Result = \sim A;
                             CB out = 0;
                         end
            3'b110 :
                         begin // Increment A
                             Result = A + 1; // 111 + 1 -> 1000
                             CB out = (A == ((2**n) - 1)); // When A = Max Term, CB out
                         end
            default :
                         begin // Decrement A
                             Result = (A < 1)? (1 - A) : (A - 1);
                             CB_{out} = (A < 1)? 1'b1 : 1'b0;
                         end
        endcase
        end
    endmodule
```



**Figure 2.2** – *ALU\_n\_bit.v Analysis and Elaboration Test Results* 



**Figure 2.3** – *ALU\_n\_bit RTL View Output* 





**Figure 2.4** – *tb\_ALU\_4\_bit.v Script for Testing Module* 

```
`timescale 1 ns / 1 ps
   module tb_ALU_n_bit();
      reg [3:0] A, B;
      reg CB in;
      reg [2:0] Mode;
      wire [3:0] Result;
      wire CB_out;
      ALU n bit #(.n(4)) UUT(
          .A(A),
          .B(B),
          .CB_in(CB_in),
          .Mode(Mode),
          .Result(Result),
          .CB_out(CB_out)
      );
      initial begin
          $display("Test Bench | 4-bit ALU n bit...");
          $display("Addition with Carry...");
          Mode = 3'b000; A = 4'b0000; B = 4'b0001;
                                                    CB in =
1'b0;
       #10; // 0 + 1 = 1
          Mode = 3'b000; A = 4'b1111; B = 4'b0001;
                                                     CB in =
       #10; // 15 + 1 = 16 | 10000
1'b0;
          Mode = 3'b000; A = 4'b0010; B = 4'b0100;
                                                     CB in =
       1'b0;
          $display("Subtraction with Borrow...");
          Mode = 3'b001; A = 4'b0000; B = 4'b0001;
                                                     CB in =
1'b0;
       #10; // 0 - 1 = 1
          Mode = 3'b001; A = 4'b1111; B = 4'b0001;
                                                     CB in =
       1'b0;
          Mode = 3'b001; A = 4'b0010; B = 4'b0100;
                                                     CB in =
1'b0;
       #10; // 2 - 4 = 6
```




```
$display("Bitwise AND of A and B...");
          Mode = 3'b010; A = 4'b0000; B = 4'b0001;
                                                       CB in =
1'b0;
        #10; // 0 AND 1 = 0 | 00000
          Mode = 3'b010; A = 4'b1111; B = 4'b0001;
                                                        CB in =
        #10; // 15 AND 1 = 1 | 00001
1'b0;
          Mode = 3'b010; A = 4'b0010; B = 4'b0100;
                                                        CB in =
1'b0;
        #10; // 2 AND 4 = 0 | 00000
          $display("Bitwise OR of A and B...");
          Mode = 3'b011; A = 4'b0000; B = 4'b0001;
                                                        CB in =
        #10; // 0 OR 1 = 1 | 00000
1'b0;
          Mode = 3'b011; A = 4'b1111; B = 4'b0001;
                                                        CB in =
        #10; // 15 OR 1 = 15 | 01111
1'b0;
          Mode = 3'b011; A = 4'b0010; B = 4'b0100;
                                                        CB in =
        #10; // 2 \text{ OR } 4 = 6 | 00110
1'b0;
          $display("Bitwise XOR of A and B...");
          Mode = 3'b100;
                         A = 4'b0000;
                                        B = 4'b0001;
                                                        CB in =
1'b0;
        #10; // 0 XOR 1 = 1 | 00000
          Mode = 3'b100; A = 4'b1111;
                                         B = 4'b0001;
                                                        CB in =
        #10; // 15 XOR 1 = 14 | 01110
1'b0;
          Mode = 3'b100; A = 4'b0010;
                                         B = 4'b0100;
                                                        CB in =
1'b0;
        #10; // 2 XOR 4 = 6 | 00110
          $display("Complement of A...");
          Mode = 3'b101;
                           A = 4'b0000; B = 4'b0000;
                                                        CB in =
1'b0;
        #10; // 0 = 15
          Mode = 3'b101;
                           A = 4'b1111;
                                        B = 4'b0000;
                                                        CB in =
1'b0;
        #10; // 15 = 0
          Mode = 3'b101;
                           A = 4'b0010;
                                        B = 4'b0000;
                                                        CB in =
1'b0;
        #10; // 2 = 13
          $display("Increment A...");
          Mode = 3'b110;
                           A = 4'b0000; B = 4'b0000;
                                                        CB in =
1'b0;
        #10; // 0 = 1
                                        B = 4'b0000;
          Mode = 3'b110;
                           A = 4'b1111;
                                                        CB in =
1'b0;
        #10; // 15 = 16
          Mode = 3'b110;
                           A = 4'b0010; B = 4'b00000;
                                                        CB in =
1'b0;
        #10; // 2 = 3
          $display("Decrement A...");
          Mode = 3'b111;
                           A = 4'b0000;
                                        B = 4'b0000;
                                                        CB in =
1'b0;
```



```
Mode = 3'b111;
                             A = 4'b1111;
                                             B = 4'b0000;
                                                             CB_in =
1'b0;
        #10;
                             A = 4'b0010;
           Mode = 3'b111;
                                             B = 4'b0000;
                                                             CB in =
        #10; // 2 = 1 | 00001
1'b0;
           $stop:
       end
       initial begin
           $monitor("Time = %2d ns | Mode = %b | A = %b | B = %b | CB_in = %b | Result
= %b | CB_out = %b", $time, Mode, A, B, CB_in, Result, CB_out);
    endmodule
```

**Figure 2.5** – *tb\_ALU\_n\_bit RTL Simulation Output* 






**Figure 2.6** – tb\_ALU\_n\_bit Test Bench Monitor Output (Annotations to Figure 2.5)

```
Transcript
                                                                                           + 3
# Test Bench | 4-bit ALU n bit...
# Addition with Carry...
# Time = 0 ns | Mode = 000 | A = 0000 | B = 0001 | CB in = 0 | Result = 0001 | CB out = 0
# Time = 10 ns | Mode = 000 | A = 1111 | B = 0001 | CB in = 0 | Result = 0000 | CB out = 1
# Time = 20 ns | Mode = 000 | A = 0010 | B = 0100 | CB in = 0 | Result = 0110 | CB out = 0
 # Subtraction with Borrow...
# Time = 30 ns | Mode = 001 | A = 0000 | B = 0001 | CB in = 0 | Result = 0001 | CB out = 1
# Time = 40 ns | Mode = 001 | A = 1111 | B = 0001 | CB in = 0 | Result = 1110 | CB out = 0
# Time = 50 ns | Mode = 001 | A = 0010 | B = 0100 | CB in = 0 | Result = 0010 | CB out = 1
# Bitwise AND of A and B...
# Time = 60 ns | Mode = 010 | A = 0000 | B = 0001 | CB in = 0 | Result = 0000 | CB out = 0
# Time = 70 ns | Mode = 010 | A = 1111 | B = 0001 | CB in = 0 | Result = 0001 | CB out = 0
# Time = 80 ns | Mode = 010 | A = 0010 | B = 0100 | CB in = 0 | Result = 0000 | CB out = 0
# Bitwise OR of A and B...
# Time = 90 ns | Mode = 011 | A = 0000 | B = 0001 | CB in = 0 | Result = 0001 | CB out = 0
# Time = 100 ns | Mode = 011 | A = 1111 | B = 0001 | CB in = 0 | Result = 1111 | CB out = 0
# Time = 110 ns | Mode = 011 | A = 0010 | B = 0100 | CB in = 0 | Result = 0110 | CB out = 0
 Bitwise XOR of A and B...
 # Time = 120 ns | Mode = 100 | A = 0000 | B = 0001 | CB in = 0 | Result = 0001 | CB out = 0
 # Time = 130 ns | Mode = 100 | A = 1111 | B = 0001 | CB in = 0 | Result = 1110 | CB out = 0
 # Time = 140 ns | Mode = 100 | A = 0010 | B = 0100 | CB in = 0 | Result = 0110 | CB out = 0
 # Complement of A...
 # Time = 150 ns | Mode = 101 | A = 0000 | B = 0000 | CB in = 0 | Result = 1111 | CB out = 0
 # Time = 160 ns | Mode = 101 | A = 1111 | B = 0000 | CB_in = 0 | Result = 0000 | CB_out = 0
 # Time = 170 ns | Mode = 101 | A = 0010 | B = 0000 | CB in = 0 | Result = 1101 | CB out = 0
 # Increment A...
 # Time = 180 ns | Mode = 110 | A = 0000 | B = 0000 | CB in = 0 | Result = 0001 | CB out = 0
 # Time = 190 ns | Mode = 110 | A = 1111 | B = 0000 | CB in = 0 | Result = 0000 | CB out = 1
 # Time = 200 ns | Mode = 110 | A = 0010 | B = 0000 | CB in = 0 | Result = 0011 | CB out = 0
 Decrement A...
 # Time = 210 ns | Mode = 111 | A = 0000 | B = 0000 | CB_in = 0 | Result = 0001 | CB out = 1
# Time = 220 ns | Mode = 111 | A = 1111 | B = 0000 | CB_in = 0 | Result = 1110 | CB_out = 0
# Time = 230 ns | Mode = 111 | A = 0010 | B = 0000 | CB in = 0 | Result = 0001 | CB out = 0
 ** Note: $stop : C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem
1/HDL/Laboratories/LE5/Verilog/ALU n-bit/tb ALU n bit.v(67)
   Time: 240 ns Iteration: 0 Instance: /tb ALU n bit
# Break in Module tb ALU n bit at C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC
Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/ALU n-bit/tb ALU n bit.v line 67
```





**Figure 2.7** – *FPGA Outputs* 

## **Discussion of Results (Exercise 5B)**

In the context of this experiment, a behavioural structured Verilog script was effectively employed to attain the intended functionality of an n-bit Arithmetic Logic Unit (ALU). This accomplishment is elucidated in **Figure 2.5**, specifically crafted for testing 4-bit inputs. Furthermore, validation is substantiated by the utilization of the "\$monitor" command in the Register-Transfer Level (RTL) simulation, as depicted in **Figure 2.6**.