

## **Laboratory Report #2**


Name: Josh Ratificar Date Completed: 09-09-2023

Laboratory Exercise Title: Basic Constructs in Verilog HDL

Part B. Full Adder

```
/***************
 2
       File:
                        FullAdder.v
 3
    *
                        Josh Ratificar
       Author:
                        Gr.3 CpE 3101L Introduction to HDL Friday, 7:30 AM to 10:30 AM
    *
 4
5
6
7
       Class:
    *
       Group/Schedule:
       Description:
                        FullAdder.v module.
             *****************
 8
9
10
    module HalfAdder (x, y, C, S);
               x, y;
C, S;
X1 (S, x, y);
A1 (C, x, y);
       input
       output
11
12
       xor
13
       and
14
    endmodule
    15
16
17
18
19
20
21
22
    endmodule
```

**Figure 1.0** – Full Adder Module (with Half Adders)



**Figure 1.1** – Full Adder Block Diagram (RTL Viewer)



## Part C. Four-Bit Adder


**Table. 2.0** – Compilation Report for Flow Summary

# of Logic Elements Used:	8
# of Logic Pins Used:	14


```
/**************
 1
 2
     *
                           FourBitAdder.v
 3
     ÷
        Author:
                           Josh Ratificar
 4
     જ
                           CpE 3101L Introduction to HDL
        class:
 5
                          Gr. 3 Friday, 7:30 AM to 10:30 AM
        Group/Schedule:
 6
        Description:
                           FourBitAdder.v Module to add 4 bits
     ********************
 7
 8
     module FourBitAdder(A[3:0], B[3:0], C_in, S[3:0], C_out);
 9
                 [3:0] A, B;
        input
10
                 C_in;
        input
                 [\bar{3}:0] s;
11
        output
12
        output
                 C_out;
13
        wire
                 w1, w2, w3;
14
15
        // FullAdder (A, B, C_in, S, C_out);
                    FÀ1(A[0], B[0], C_in, S[0], w1);
        Full Adder
16
                    FA2(A[1], B[1], w1, S[1], w2);
FA3(A[2], B[2], w2, S[2], w3);
FA4(A[3], B[3], w3, S[3], C_out);
17
        FullAdder
18
        FullAdder
19
        FullAdder
20
     endmodule
21
```

**Figure 2.0** – *FourBitAdder.v Module* 






**Figure 2.0** – *FourBitAdder.v RTL Viewer* 



**Figure 2.2** – FourBitAdder.v Analysis and Synthesis



```
/*****************
 1
2
        File:
                          tb_4-BitAdder.v
 3
     ÷
                          Josh Ratificar
       Author:
 4
                          CpE 3101L Introduction to HDL
       class:
 5
                          Friday, 7:30 AM to 10:30 AM
       Group/Schedule:
 6
7
                          Testbench file for 4-BitAdder.v
       Description:
     8
     timescale 1 ns/ 1 ps
9
     module tb_FourBitAdder();
10
        // all inputs to UUT are declared as reg type
                 [3:0] A, B;
11
       reg
       reg
                 C_in;
[3:0] S;
12
13
       wire
14
       wire
                 C_out;
15
        // instantiate UUT with implicit oprt mapping
16
       FourBitAdder UUT (A[3:0], B[3:0], C_in, S[3:0], C_out);
17
        // generate stimuli
18
19
        initial
20
   begin
                4'd0;
21
22
23
                       B = 4'd0;
           A =
                                   C_{in} = 0;
                                                #10
                       B = 4'd8;
                4'd3;
                                   C_in = 1;
C_in = 0;
C_in = 0;
           A =
                                                #10
               4'd11;
4'd12;
                      B = 4'd3;
                                                #10
           A =
                       B = 4'd6;
24
                                   C_in = 0;
C_in = 1;
                                                #10
           A =
               4'd5;
4'd1;
25
                       B = 4'd4;
           A =
                                                #10
                       B = 4'd9;
26
                                   C_{in} = 0;
                                                #10
               4'd15; B = 4'd15;
27
                                   C_{in} = 0;
                                                #10
               4'd15; B = 4'd15;
28
           A =
                                   C_{in} = 1;
                                                #10
29
           $stop;
30
        end
    endmodule
31
```



**Figure 2.4** – *tb\_FourBitAdder.v Test Bench Script*