## Birla Institute of Technology and Science – Pilani Pilani | K.K. Birla Goa | Hyderabad

# INSTRUCTION DIVISION FIRST SEMESTER 2017 - 2018 COURSE HANDOUT (PART II)

Date: 02 / 08 / 2017

In addition to Part I (General Handout for all courses appended to the timetable) this portion gives further specific details regarding the course.

Course No : CS G553

Course Title : Reconfigurable Computing

Instructors/in-charge : A AMALIN PRINCE, Karri Babu Ravi Teja

## 1. Scope and Objective

Reconfigurable (adaptive) computing is a novel yet important research field investigating the capability of hardware to adapt to changing computational requirements such as emerging standards, late design changes, and even to changing processing requirements arising at run-time. Reconfigurable computing thus benefits from a) the programmability of software similar to the Von Neumann computer and b) the speed and efficiency of parallel hardware execution.

The purpose of the course reconfigurable computing is to instruct students about the possibilities and rapidly growing interest in adaptive hardware and corresponding design techniques by providing them the necessary knowledge for understanding and designing reconfigurable hardware systems and studying applications benefiting from dynamic hardware reconfiguration.

#### 2. Contents

The course covers the following subjects:

- Reconfigurable computing systems (Fine and coarse grained architectures and technology)
- Design and implementation (Algorithms and steps to implement algorithms to FPGAs)
- Temporal partitioning (Techniques to reconfigure systems over time)
- Temporal placement (Techniques and algorithms to exploit the possibility of partial and dynamic hardware reconfiguration)
- On-line communication (State-of-the-art techniques about how modules can communicate data at run-time)
- Applications (applications benefiting from dynamic hardware reconfiguration and verification using Xilinx System Design tools and Boards).

## 3. Background

Basic knowledge in the following areas: digital design, optimization algorithms, and computer architecture.

#### 4. Text Book

1. Wolf Wayne, FPGA Based System Design, Pearson Edu, 2004.

### 5. Reference Book

- Scott Hauck, André DeHon, Reconfigurable Computing The Theory and Practice of FPGA Based Computation, The Morgan Kaufmann Series in Systems on Silicon, 2007.
- 2. C Bobda, Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications, Springer, 2007.
- 3. R Vaidyanathan, Trahan Jerry, Dynamic Reconfiguration: Architectures and Algorithms, L, Kluwer Academic, 2003.
- 4. Uwe Meyer-Baese, DSP with FPGAs, Springer-Verlag, 2003.
- 5. Journal papers and Conference publications (will be uploaded in the course website)

## 6. Course Plan

Lecture No.	Learning Objectives	Topics to be covered			
01, 02	Introduction	Introduction application and comparison      General Purpose Computing     Domain Specific Computing     Application Specific Computing			
03, 04	VLSI Technology	<ul> <li>Reconfigurable Computing</li> <li>Wires, Registers and RAM (self study assignment)</li> <li>Wires and vias</li> <li>Gate delay vs. wire delay</li> <li>Registers and RAM</li> </ul>			
05, 06	Reconfigurable Computing Hardware	Programmable logic, an overview of  PLA, PAL, SPLD and CPLD			
07,08	Hardware Description Languages and Logic Design	Modeling with HDLs (self study assignment)  • Verilog/VHDL  Combinational Network Delay, Power and Energy Optimization			
09,10, 11,	Reconfigurable Computing Device	FPGA Architecture, FPGA Fabrics Configuration  SRAM Based-FPGAs  Permanently Programmed FPGAs  Programmable I/O, Circuit Design of FPGA Fabrics, Architecture of FPGA Fabrics, Case Studies (Xilinx, Altera, Microsemi etc).			
13,14	Reconfigurable Computing Architecture	Fine - Grained and Course - Grained Reconfigurable Architecture, Case Studies.			
15, 16,17	Programming Reconfigurable Systems	Logic Design Process  Design Integration FPGA Design Flow Implementation Approaches Run Time Reconfiguration (RTR) Partial Reconfiguration (PR)			
18, 19, 20, 21	Mapping Designs to Reconfigurable Platform	Logic Implementation for FPGAs, Syntax-Directed Translation Logic Synthesis  Two-Level Logic Synthesis  Multi-Level Logic Synthesis LUT-Based Technology Mapping			
22, 23, 24, 25, 26, 27	High-Level Synthesis for Reconfigurable Devices (Behavioral Design)	<ul> <li>Modeling</li> <li>● DFG, CFG</li> <li>Introduction to Binding, Scheduling and Allocation, Temporal Partitioning</li> <li>Temporal Partitioning Algorithms</li> <li>● ASAP</li> <li>● ALAP</li> </ul>			
28, 29, 30	Temporal Placement and Routing	Offline and Online Temporal Placement Routing Cost, Routing-Conscious Placement			
31, 32, 33	Online Communication	Communication at run-time between modules on the Reconfigurable Device			
34, 35	Reconfiguration Management	Multi-Context FPGAs, Introduction to Partial Reconfiguration			
36,37	Security in Modern Reconfigurable Devices	Protecting the FPGA design from common threats, Design security concerns, Secure architecture in FPGAs and SoC FPGAs.			
38, 39, 40	Applications and Example Case Studies	Image Processing, Signal Processing, Pattern Matching, etc			

## 7. Evaluation Scheme

EC No.	Evaluation Component	Duration (min)	Weightage (%)	Date & Time	Nature of Component
1.	MID SEM EXAMINATION	90	25	13/10 4:00 - 5:30 PM	Closed Book
	Lab regularity/ assignment		12		
2.	Assignment/viva/ Presentations		05	Will be announced	Open Book
	Lab exam		08		
	Design project		15		
3.	Comprehensive	180	35	12/12 AN	Closed Book

## 8. Lab

This course has lab components using Xilinx Vivado design suite and Xilinx partial reconfiguration tools. For better understanding of concepts, this course has a design project. Final design should be implemented in Xilinx FPGAs.

## 9. Chamber Consultation Hours

Will be announced in the class

#### 10. Notices

Notices regarding the course will be put up on the course web site

# 11. Makeup

Make-up will be given on **genuine** grounds only. Prior application should be made for seeking the make- up examination.

Instructor - in - charge CS G553