Final Project Report

Krishna Aroomoogon, Bowen Cui, Kaan Güre, Amine Mallek, James Willems

I. Introduction

THIS is the project report for the implementation of a standard five-stage pipelined 32-bit MIPS processor in VHDL.

II. Methodology

A. Instruction Fetch

B. Instruction Decode

C. Execute

D. Memory

E. Write-back

III. Results and Discussion

IV. Optimization

V. Limitations

VI. Conclusion