#### 1

# Final Project Report

Krishna Aroomoogon, Bowen Cui, Kaan Güre, Amine Mallek, James Willems

### I. INTRODUCTION

THIS is the project report for the implementation of a standard five-stage pipelined 32-bit MIPS processor in VHDL.

## II. METHODOLOGY

- A. Instruction Fetch
- B. Instruction Decode
- C. Execute
- D. Memory
- E. Write-back

#### III. RESULTS AND DISCUSSION

- IV. OPTIMIZATION
- V. LIMITATIONS
- VI. CONCLUSION