The 8051 Anchitecture

Antroduction

Capability of the

Intend harden


Waiting meaningful fragrams is not possible until You have become acquainted with both the hardware and the Software of a computer.


8051 Microcontroller Handware

=> 8051 microcontoller ortally includes a whole family of microcontrollers that have number oranging from 8031 to 8751.

> Available In NMOS (N-Chamel metal oxide Silicon) Mos (Complementary Metal oxid Silicon) > An a Vanity of Packago type.

> 8052 also exists with its own family of Varietions and even include one member but can be programed in BASIC.






PSW- Program Status word # Antennal ROM => EPROM

Counter has an Internal 1-byte address assigned to it.

Specify a oregister by its address, its

* The 8051 Oscillator and Clock

=> Pins XTALI and XTALZ and provided for commerting a gresoment network to form an oscillator.



=> The constal from energy to the basic intend clock from hory of the micro controller.


Ly Manufacturers made available 8051 dosland that can sun at maximum and minimum frequencies, typically 1 mogahents to 16megaluts.


Some internal moments
) and dy-an' (an must
olvars operate above a
minimum brancis or
data will be lest.

(AG) Pin 🌷 Wish 2 First

গ্ৰেপি প্ৰায় 🤚 , গুৰামী

	-
Purts Bit 0 -1 P1.0 VCCND- +SV	No. of Contract
Punts Bit 1 -2 PILI (ADO) POOD Port & Bito	September 1
Post 1 Sit 2 = 2 P1.2 (AD1) PO.1 se (Address/deta 0) (Address/deta 1)	-
Part 1 (3) 3 4 Pl-3 (ADZ) PO.2 57 Post o Bit 2	
Ponta Biry = Pl.4 (AD3) Posa 36- Ponto Bit 3	
Ports Bits - 1 PIS (ADM) POY 35- Port 0 Bity	
Post 1 Bill -7 PI-6 (ADS) POS on Post O Bits	
Bont 1 Bil 7 - 8 A.7 (ADL) Porb 3 - Port 0 Bith.	
Rosat Input & RST (ADT) PO.7 51 - Porto Bit 7	-
(Rochidala) - 14 D3.0 RXD (Upp) EA3- External Endsle	
Posts Bit 1 -11 P3. 1 (TXD) (DNOG) ALEY - Address / de Villege)	-
(Interest Program pubs.)	
(Intempto) -12 P3.2 (IND) PSEN25- Brogram Sture Enable	
Posts Bit-3 -13 P3.3 (INTA) (AIS) P2.726- Post 2 Bit7 (Antampt 4) (Antampt 4)	
Posts Bit 1 M P3.7 (1810) (AM) P2.6 27 Por 2 Bit7	
(Addr.s) In) Posts Bit 5 -15 Ps 5 (TD) (AD) Pr. 5 26- Post 2 Bit 7	
(Timer 2 great) (Address 13)	
Posts Bit 6 -16 P3.6 (WR) (AII) P2425 - Part 2 012	
(Address 12)	
(Road Stroke) (RD) (A11) P2.3 24- Port 2 Bit7 (Address 11)	
14 . 70.0	
Congstd Impl) 18 × IALL (Alo) Priz 23 Pont 2 15it7 (Address 10)	
Coupted Imput2-19 >TALI (AS) P2.1 22- Port2 Bit7	
(Address o)	
Ground -20 VS5 (AB) P2.0 2- POST2 Sitt	
(Address 8)	
8051 DIP Pin Assignment	





* A and B CPU Register

- # 8054 has 34 general purpose on Working negisters.
- => A & B, Comprises the methandied core of the 8051 CPU.
- The other 32 are arranged as part of internal RAM in four banks , NO-B3, of eight origisters each, mand RO to R7.
- => A (Accumulator) is used in addition, subtraction , integer multiplication and division and Boolean Bit manipulator.
 - -> At is used for all data transfer between the gost and any extent memory.
- => B is used with A for multiplication and division operations.

* Flags and the Program Status word (PSW)

- => Flags are Ibote neglistoss provided to store the nesults of Certain Program anshultion.
 - Lo An order that the flegs may be Conveniently addressed, they are grouped inside the addressed, they are grouped inside the Program Status word (PSW) and the Power Control oregistes (PCON).

in a profit of the property of the

3 1 1 27 8

=> 8051 has four math flag -@ C => Carry @ AC = Auxiliany carry O OV DOVE flow @ P = Parity > Thron general-purpose flog -Sword by the programs to 7 6 FO Store Some events in the O GFO OGF1 2 * Internal Memory -> ROM: Memory for Program code boles. ኌ > RAM: For Vaidole data that can be diend as the program nons. * # Additional momory can be added extendly = woming Switch a chraits. Hanvard anchitecture Von Neumann anchitecture \Rightarrow => 9n 8051 Samo address In different mimoris for code and dan Ca he wind. # Interna RAM (128 byte) It is organized into three distinct area:

1) 32 botes: from address, ook to 1Fh.

eight oregister cach.

Snumbered 0 to 3 and are made
up of Boregisters manid Roto R7.

2) 16 bytes: Bit-addressable area of 16 bytes occupies address 20h to 2Fh.

> Address bits as wife when the program noid only orimember a to binary court.

3) A general-purpose Ram area from address? 30h to 7Fh.

* The Stack and the Stack pointer

=> Stack notions to an area of interned RAM that is used to in Conjunction with certain operade to stare and one to ive data quickly.

=> (8 bit) Stak pointer negister is used by the BUSI to hold on internal RAM address that is collect the "Lup of the Stak".

Mocalion of last byte of datas

"When data is to be placed on the Stack the Spin Greaments before Storing data on the Stake so that the Stak grows of as data is Stored"

=> Stack is limited in height to the Size of the internal RAM.

*Special Function Registers

- The 8051 Operations met do not use me interned 128-byte RAM are done by a group of Specific interned oregisters, each Called a Special-function oragister. (addresses from 80h to FFh)
- > Not all of the address from Soh to FFh are word i Eattempting to use an address had to not defined, or "emphy" smooths in improdictable structs.
- a number, this add EOh => OEOh.

* Internal ROM

- Program Code momony can be in two entirely different physical memony entities. Each her the Same address stange.
- => 9t store program and Constat data in the program permaintly.

×9~


一一) -

一

 \Rightarrow

* Imput Output Pins, Parts, and Circuit

=> The main Constraint but limits numerous functions is me number of pins a wildle to the 8051. Circuit designers.





=> 64 different Configuration.


- => The furtion U pin performe at any given instat depends, first, upon, what is physically comated to it and, then, upon what Software Command and cord to program the pin.
- => Each post has a D-type output latch for each Pin. The SRF for each port is made up of those eight lotch.
- > The post latches should not be confused with the Post p'ms: the data on the latches does not have to be the same as that on the pine.


-> Post Operations and determinent

- > The Configuration of the Control Circuity between the output latch and the post plu determines the nature of any particular port pin function.
- => The posts are not Capable of driving loads that oreautre Commo in the tems of mH.









- => 8054 cecessal external RAM whenever certain Program Instructions are executed.
- Pin is comacted to ground on when the PC Contains an address higher than the last address in the internal 4K bytes ROM.

During any monory access cycle, Port 0 is

> (It first provide the love bit of 16 bit minary address, they cets as a bidirection data bus to write / soud a byte of moment data

> The love Oddress byte from port o must be letched into an externed origiste to save the byte.

* Counters and Times

> Microcontroller applications orequire counting and
generation of Limo delay.

L> Both of these Easks can be allomplished using Software tachnique, but software loops for counting and timing Krip the Processor occupied so that other Penhaps more important functions are not done

7

=7

 \Rightarrow

大

To onelieve the processon of this bundar, the 16-bit MP Counte mand To ad TI are provided for the حدرمع) general us of the programmer. Lach Clock may be programed to count internal Clock pulso or count artenal pulso. => The Counters are divided into Euro 8-bit oregisters Called the timer low (TLOTLI) and high (Tho, Th1) potes. => All Counter action is Controlled by bit states In the time mode Control signifur (TMOD), the time /Counter Control originta (TCON) and Centain program inshultion. TMOD Gate 8/M1 MO Gate C/F M1 MO Times 1 II Times 0 TCON THINI TFO TRO IEI ITI IEO ITO d *Time- Counter Antenupt => When the program wishes to count number of intent pulses on externed events, a number to placed in one of the Counter.

* Timing

=> If a Counter is programed to be a timer, it will comp the internal Clock frequency of the Bosi Oscillator divided by 12.

Note, if the Coupted frames is 12 MHz (
them clock frames will be 1 MMz)

=> An order for oscillator clock pulses to neach the limen:

- Sct to 8
- -> Bit TRom TCON oregister must be Sitto I
- on extend pin INTX must be 1.

Times Modes of Operation

* Timer Mode O

* * *

* Times Mode Control (TMOD)

sused for Selecting time on counter and mode of timer.

-> Lower 9-bits are used for Control operation of timer 0 or Counter 0 and remaining 4-bits are used for Control operation of timer 1 or counter 1.

Gde: > If gde bit is set to 0 then we can start and stop the "Software" timer in the same way.

If the gate is set to 1, man we can perform handware times.

C/T: > If C/T is 1 then it is acting as a Counterwoods.

			~ 13 bit mode
,	Μ.	M2	Mode
	0	0	Mode 0 16 bit mode
	0	1	Mode 1
	1	0	Mode 2 - 8 bit acto relodd
	1	1	Mode 3> Split times mode.
		1	

* Timer Control Rogister (TCON)

#TF1: Time 1 flog bit.

-> Set when timer solls from all 15 to 0.

-> Cleard when the processor vectors to execute interrupt Service nowitime located of program address 001Bh.

TR1: Time 1 sum Control bit.

-> Set to 1 by programmer to enable Limen to cound.

-> Cleared to 0 by program to hat time

#TFO #TRO

IE1: Extend interryt 1 Edgo fleg. Not gralded to time opendion. #ITI: > External interrupt 1 Signal type Control Lit.

-> Set to 1 by Program to Emple extent interrupt 1 to be triggered by a filling edga signd. .

-> Sct to 0 by program to emble a low level signed on externed interrupt 1 to generato an Interrept

<u>TEO:</u> # ITO

* Counting

> The only difference between Counting and timing to the Source of the dock pulses to the Counters.

when used as a time, the Clock pulses are sourced from the oscillation through the divide by 12d circuit.

-> Whom word es Counter, Pinto (P3.4) Supply phlses to counter o and Pi~T1 (P3.5) to Commodu1.

=> The imput pulse on Tx is Sampled during P2 of State 5 every marline Cycle.

> Each high and low state of the imput public must thus be held constant for at least One mahine cycle to consumo solichle

Since this tello 24 pube, the maximum imput frequency that can be occurdely counted is the Oscillaton Enequency divided by 24.

Sfor ou 6 megahentz Congeted, the calculation giolds a maximum external frequency of 250 Kilohetz

SCON SBUF P(ON)

Register to Register to Control data
Control data hold data
Communication

Pins RXD(P3.0) and TXD(P3.1) Connect
to the Serial data metwork.

=> SBUF is Physically two negisters: ?? (99h)

> Worlto Only > Used to had data to be transmitted out

→ Read Only → holds data speceived data from extend Source.

> There are four programmable modes of Serial data Communication.

* Serid Data Interrupts

Process, occupying may millisconds per deta byte to accomplish.

Lagrand order not to the up voludio processor times Seried data flags one in SCON and sim efficient data transmission and oreception.



7	6	5	ч	3	2	1 0
SMO	SM1	SM2	REN	TBB	RRB	TI RI

SMO SM1 Mode Shift origina, band = 1/12

SMO SM1 Mode

O 1 1 38bit UART; band = Ville

1 0 2 36bit UART; band = 1/31 or 1/31

O 5bit UART; band = 1/31 or 1/31

O 5bit UART; band = 1/31 or 1/31

#SM2

#

-> Multiprocesson Communication bit.

-> Set and cleaned by Program to andble multiporocessoon. Communications in modes 2 and 3.

La Whan Sat to +

1: an interrupt is generated if bit 9 of the specified deta is a 1.

6) no interrupt is generated if bit is

If Set to I for mode I , no interrupt will be generally unless a valid Stop bit is oreceived.

- Clear to O if mode O is in use.

REN

#TB

RB

TI

R7

SN

0

(

1

10

richle

PD: Power down bit L> set to 0 to endsle power down configuration

#IDL: Idle mode bit. Lo Sat to 1 by program to enter idle Mode.

* Dala trasmission

=> 9t begins ongtime data is written SBUF.

Lasmitted and signifies that SBUF is impty.

* Data Reception

=> 94 begins if the oraciève enchle bit (PEN) in SCON in Set to 1 for all mades.

Is a lost data bit has been seccived so that the parevious transmission can be said from SBUF While me United and data is being seccived.

* Interrupts

=> A Computer has two way to determine the Conditions that exist in intend/Estart Circles to

(On mithod uses softward Anstructions that Jump of the Stakes of flags and Post Pins

The Soland stesponds in Maderica Signals, colled Antenipls, that forces the program to collar Sub-soutine. ×

➾

=> Five intersupts are provided in the 8051.

3 Antend

2 External Anterupa

=> After the interrupt has been handled by the interrupt subsociare, which is placed by the programmen at the instruction where the interrupt book place. Timer flag 0 Timer flag 1 Serid port Anteropt INTO INT1 * Reset => A greset Can be Considered to be the altimate -7:1 interest because the program may not block the ation of the voltage on the RST Pin. 1 La This Eyre of interrupt is often called nonmaskable intempts.