TECHNICAL UNIVERSITY OF DENMARK



02204 Design of Asynchronous Circuits

Globally Synchronous Locally Asynchronous Sequential Multiplier



Anthon Vincent Riber \$154663



Simon Thye Andersen s154227

Group: 1

We confirm that this report contains our own independent and original work. All group members have contributed equally to all parts of the work.

Contents

1	Intr	oduction	2				
2	Des	ign	3				
	2.1	Single Cycle Multiplier	3				
	2.2	Sequential Multiplier	4				
	2.3	GSLA Sequential Multiplier	5				
3	Imp	lementation	8				
	3.1	Barrier	9				
	3.2	Debugging	9				
	3.3	Synthesis Optimization - Good and Bad	10				
4	Res	ults	10				
	4.1	Verification	11				
	4.2	Area Consumption	11				
	4.3	Power Consumption	11				
	4.4	Timing	13				
	4.5	Energy Per Operation	14				
5	Disc	Discussion 1					
	5.1	Future Work	15				
	5.2	Hardware results	16				
	5.3	ASIC Implementation	17				
	5.4	Easier Development	17				
	5.5	Requirements	18				
6	Con	aclusion	19				
7	App	pendix	20				
	7.1	Multiplier_async.vhd	20				
	7.2	$Multiplier_direct.vhd \ \dots $	44				
	7.3	Multiplier_seq.vhd	46				
	7.4	$Multiplier_async_tb.vhd $	50				
	7.5	$Multiplier_tb.vhd \ \dots $	55				
	7.6	lfsr.vhd	59				
	7.7	nor.vhd	60				
	7.8	sink.vhd	61				
	7.9	source.vhd	62				
	7.10	CSA.vhd	63				

1 Introduction

Asynchronous circuits are an alternative for synchronous systems, where the signals propagate from one state holding element to the next based on handshake between the two instead of being governed by a globally shared synchronous clock signal. In other words - Synchronization ensured via handshake protocols. There exist different ways to handshake between components including dual-rail and bundled data 4-phase and 2-phase versions [1].

This report will investigate the use of an asynchronous multipliers, implemented in a synchronous system. A multiplier is a highly used component in signal transformation equations, such as when performing an FFT. When working with very low-power systems, such as hearing aids, the overall system is often clocked very slow to conserve power. This normally requires more area to perform deeper calculations, as the additions has to be done in parallel. We will here look at implementing a multiplier using a carry-save-adder ring for constant-time additions in a ring with small area consumption. The idea here is to utilize asynchronous design mythology to "clock" the system faster than the rest of the system for a globally synchronous locally asynchronous (GSLA) implementation. To make a module compute a multiplication in a single clock cycle it requires a very wide implementation, as up to n additions have to be made for an n*n adder. The asynchronous solution would be able to use a ring which can run faster than the clock and can, therefore, perform multiple iterations of a carry-save ring-based multiplier in a single synchronous clock cycle (still assuming a slow clock).

The power consumption should be somewhere along a single cycle and a multi-cycle synchronous implementation, as the power should be normalized per multiplication. As such, a multi-cycle multiplier would consume less energy per clock-cycle but take more cycles and we are therefore interested in the total energy consumption per multiplication performed.

An asynchronous version is expected to consume more area compared to a synchronous version of a ring-based carry-save multiplier, as the same computational units are used, but needs handshaking circuit overhead. To be a good solution it should:

- Be able to perform many iterations per slow clock cycle
- Consume less area than a synchronous single-cycle multiplier
- Have a comparable power consumption for a diverse set of test vectors

The source code for this project can be found at https://github.com/nothinn/async_multiplier. The part of the code that we wrote our self have can be found in the appendix.

2 Design

We will in this section take the reader through the design of a single cycle multiplier, which has the obvious advantage of being able to produce a purely combinatorial multiplication in a single cycle. This introduction will illustrate the consequences of single-cycle multiplication, being the size and therefore also leakage and dynamic power consumption. This will lead to an introduction of the design of the alternative multi-cycle synchronous adder, which has reduced power consumption due to reduced footprint. The multi-cycle multiplier has the disadvantage of needing up to as many cycles as the operand bit width to produce a result. This will, in turn, lead to an introduction to the multiplier design developed for this project. A self-timed sequential multiplier intended to be integrated into a synchronous environment. Making it a Globally Synchronous Locally Asynchronous (GSLA) sequential multiplier.

2.1 Single Cycle Multiplier




Figure 1: Single Cycle Multiplier

A single cycle multiplier can be implemented as an adder tree, performing the sum of partial products produced by AND'ing the bit of one operand with the other operand and then shifted appropriately. This type of single-cycle multiplier is illustrated in figure 1.

This type of multiplier is very expensive due to the high amount of adders, thus, it should only be used in a system where it is crucial that multiplication can be performed in a single




Figure 2: Principle of a synchronous multiplier. Control signals are not shown.

cycle. This multiplier design requires n ADD'ers and $\lceil log_2(n) \rceil - 1$ 4-2 Carry Save Adders (CSA) and a full adder. The delay of a single-cycle multiplier has a logarithmic propagation delay when using an adder-tree. If the system allows it a sequential multiplier should be implemented instead. This is described in the following section.

2.2 Sequential Multiplier

A sequential multiplier can be made from a ring using either a carry-propagate or carry-save adder. The benefit of a carry-save adder is that it takes constant time to do a calculation, whereas a carry-propagate adder has a propagation delay which is linear with the number of bits in the input, due to the carry that needs to be propagated. Both versions have a linear area consumption. The downside of using a carry-save adder is that the output is given in a carry-save format, which needs to be added at the end. An implementation would, therefore, be able to have multiple carry-save adders after each-other to reduce the number of cycles a multiplication takes, where the propagation delay will still be dominated by the final carry-propagate adder that needs to add the carry and the sum.

Figure 2 shows the principle behind the sequential multiplier. The sequential multiplier performs the same operation that you would do by hand. This method is illustrated in figure 3. You derive the partial products by copying and left shifting the operand b when the corresponding bit of a is one, otherwise, the partial product is zero. These partial products are then added to evaluate the product. A carry-propagate and a carry-save adder can both be used for this algorithm, with the only difference being the adder and the format of the output. The control signals are excluded, but the multiplexer for the top input should

a:				1	1	0	1	
b:				1	0	1	0	*
				1	0	1	0	
			0	0	0	0	0	+
		1	0	1	0	0	0	+
	1	0	1	0	0	0	0	+
1	0	0	0	0	0	1	0	

Figure 3: Multiplication by addition

choose itself when running and the 0-input otherwise, which resets the accumulation. The bottom input to the adder is a left-shifted version of the b-input, which has been left-shifted by the number of iterations performed. The multiplexer chooses the left-shifted b-value when the LSB of the right-shifted a-value is 1 and otherwise 0. Thereby, it is functionally equivalent to the single-cycle multiplier, with the a-input choosing whether a b-input should be added to the sum.

2.3 GSLA Sequential Multiplier

In this section, we will describe the asynchronous multiplier, designed in this project. The idea behind this project was to investigate if you could get the best of both worlds from the two synchronous multipliers introduced above, with an asynchronous implementation. That is, having a small footprint by doing multiplications by sequential additions and having single or few synchronous cycle multiplications through a self-timed multiplier.

The multiplier is designed using a phase-decoupled two-phase handshake protocol. The environment is to deliver multiplication operands to the multiplier along with a request on the handshake signals. This should start the sequential multiplication algorithm. When the algorithm has terminated the multiplier presents the result along with a request handshake signal at its output. The approach to designing this asynchronous multiplier has been to convert the sequential multiplier introduced in section 2.2 into an asynchronous equivalent.

The circuit schematic can be seen in figure 4. This is fairly big. To aid in understanding and readability we have employed two annotation measures. One being the colored dots. These indicate when these channels are active. A description of the conditions for which a channel is active we will return to later. The second annotation measure color-coded regions of the schematic. The purple region is annotated in- and outputs. The green regions are operand shift loops equivalent to the operand shift loops in figure 2. The blue region is the sequential addition loop similar to the adder loop in figure 2. Lastly, there is the red region in

the middle, which contains circuitry for controlling data-flow, to which we will return shortly.

The green regions contain the operand shift loops. These operand shift loops have the equivalent function to the shift loops in the synchronous counterpart. But in the asynchronous version, the first asynchronous design challenge arises. A simple handshake, as depicted in figure 5a, will not deadlock as tokens are passed between the two handshake latches, thereby no other tokens are introduced that could block a handshake. The operand rings, in figure 4, need new operands from the input of the multiplier when a new multiplication is to be performed. This means that first handshake latches need a token from two different token sources. The initial intuition would be to add a multiplexer in front of the first handshake latches as depicted in figure 5b. This simple implementation is not an option as this makes for a deadlock. When the first handshake consumes a new token the next handshake register cannot handshake with the first as this is now blocked. To solve this issue, we need to make the token held by the second register to disappear. This is achieved by having a demux and a sink on the feedback path of the ring. By sharing the selector signal with the multiplexer, we ensure that the feedback token is consumed when new operands are introduced to the rings, thereby avoiding deadlock. This is a structure that is found at multiple sites of the design.

The throughput of an asynchronous closed system is bottlenecked by the largest match delay in the system. In this multiplier, the longest match delay is through the functional CSA block, in the loop marked with a blue region. As this is the deepest combinatorial in the system, when not considering the n-input NOR-gate. If the remainder of the system is to handshake with this adder ring, this too will be a bottleneck by the rate which this ring can handshake. To speed up multiplication evaluation we would like to avoid this as much as possible. When the LSB of the shifted operand is 0, the adder should not add the shifted b operand. Instead of adding zero, we sink this token from the b operand loop that would otherwise have been handshaken with the adder loop. This is controlled by the control circuit in the red region.

The control circuit is all based on the a operand in the output handshake latch of the a operand loop. This control circuity has two conditions that data should be controlled based on. The first one being; is the multiplication done. We determine a multiplication to be done if all bits in the out handshake latch of the a operand loop is 0. The signal that indicates this is produced by the n-input NOR gate at the middle branch of the fork at the output of the operand loop of a. When the multiplication is done, the following operations are performed. The result in the adder ring should be steered to the output port. The adder ring should be reset by injecting a token with value zero in the feedback path. And




Figure 4: GSLA Sequential Multiplier. Component are initialized for to phase = 0, where not indicated to with one.




Figure 5: Simple rings. Illustrates deadlock issue of simple input selection

the circuit should accept a handshake from the input along with new operands for the next multiplication. The second condition for the control circuitry is whether the LSB of the shifted a operand is zero or not. If zero, we need to sink the shifted b operand for speed up, as mentioned above. The combination of these two control conditions makes for quite a bit of design overhead, while also making the schematic hard to follow. To aid this understanding we added the color-coded dots to figure 4. These dots indicate under what conditions the current channel has an active handshake. These conditions are described in a Venn style diagram in figure 4. Green channels are always active. Red are active when the a operand is all zeroes, which means we are done. Red with an exclamation mark is when we are not done. Brown is when the LSB of the shifted a is high. The existence of activity for these first four conditions with the above descriptions can be justified with a little thought. The two next is not immediately obvious, and exists as a consequence of having the two conditions for control flow. The yellow dots indicate activity when done or the LSB of a is high. When this condition is true, the adder loop has the sum and carry vector of the result in the first handshake latch. For the result to propagate to the output, the adder loop need to progress one step. To do this a token from the b operand ring needs to enter the adder ring, as a consequence of the merge of the input to the adder ring. To also reset the adder ring for the next multiplication, the value that comes with the last token from the b operand ring must be zero. This is the function of the AND gate marked with (*). This gate AND's all bits of the b operand with the inverted value of the done signal, to achieve just this.

3 Implementation

The Asynchronous multiplier design for this project was implemented in VHDL, using the 2-phase phase-decoupled click-based asynchronous components library developed in [2]. This is a library of VHDL component that ease prototyping of asynchronous circuits on FP-GAs. These components generate a pulse when a handshake take place, which can be used for clocking registers. This asynchronous component can be implemented without using latches, which again makes FPGA implementations possible.

3.1 Barrier

An implementation specific design choice is the barrier seen at the output channel of the second handshake register of operand a in figure 4. The barrier prevents the handshake which this handshake register is initialized with from propagating further. If this barrier is not implemented, a handshake signal will propagate while reset is high, this would in turn prevent some components from clicking when reset is set low again and, thereby, deadlocking the system.

3.2 Debugging

Debugging was performed simulating the circuit and applying test signals using a test bench. By looking at the waveform from the test we were able to debug the system. Debugging, however, is a multi-step process. First, the system was simulated based on the VHDL description alone. Delays must be modelled when simulating asynchronous circuits as the synchronous clock, which usually separates logic steps are not present. If delays are not modelled, the simulator do not know about propagation delay, and the signals would not be stable at any point, thus you would not see logic steps performed by the circuit. Furthermore, simulators not using delta-time simulation would not necessarily be able to simulate the circuit at all. Here delays are modelled using VHDL timing keywords such as transport signal after time. This is a debugging of the functional description of the multiplier, that allowed us to find architectural bugs such as deadlocks, and the need for a barrier.

A successful functional simulation of the design did not make for a successful implementation on an FPGA. The reason is the functional implementation does not know the actual propagation delays that the system will experience once implemented. Therefore, the next step in debugging is doing a post synthesis timing simulation. This way you get a simulation of the design with the propagation delays that synthesis tool predicts the circuit will experience once implemented on the board. In this step match delays must be tuned to ensure that data are ready before the handshake signals reaches a destination handshake register. We used very conservative match delays, therefore, did not have issues with data not being ready.

Debugging can be very challenging for asynchronous circuits for two main reasons. A design error can propagate quite far down the circuity before coursing a deadlock. Waveforms is hard to navigate as there is no shared point in the time line where the full circuit synchronizes. This fact together that multiple conditions in different parts of the circuit can contribute to a bug, it is then hard to track. One of the primary issues we had here was that optimizations were performed, such that the request inputs to forks were left open because the request was routed directly to all the recipients in the netlist. Therefore, it was not possible to go from component to component without checking the netlist.

3.3 Synthesis Optimization - Good and Bad

Most synthesis tools, including the one that comes with Vivado, is not geared for asynchronous circuits. As a result, some of the optimization performed can actually break the design. This was seen at multiple sites of the implementation. The most common breaking optimization we saw was handshake signals going around click components, typically when forks when dealing with forks. The internal signals of these components was marked with dont_touch, but the signals connecting components in the top-file, can also require dont_touch to be implemented exactly as described. Outputs of barriers also needs dont_touch.

We also saw the that the synthesis tool made some good optimizations. The Asynchronous click library that was used to write the VHDL had support for 1 to 2 forks only. This means that in order to describe the 1 to 4 fork in in figure 4 3 fork components was used. We could see from the net list of the synthesized circuit that the majority of the signals connecting these forks was gone, indicating that they were optimized away. The forks, however, still needed multiple levels of acknowledging.

4 Results

This section will go through the results gathered from the asynchronous multipliers implementation and compare their metrics. This is for an FPGA implementation, as this was what the library [2] used supported. A testbench was written for the different types of multipliers, where two linear feedback shift registers (LFSR) were used to create identical pseudo-random test patterns for the a and b inputs to the multipliers. The testbenches were modified for the different types of multipliers, single and multi-cycle synchronous and asynchronous, in order to get as fair a comparison as possible. It should, however, be noted that the asynchronous version has not been interfaced to a synchronous system, which would slightly increase its power consumption. However, this should only be a minor contributor.

4.1 Verification

To verify the system, the testbench was first run with 10 000 inputs generated by two different LFSRs where the testbench verified each result with a reference result computed by the testbench itself. After post-synthesis timing simulations were performed and verified, a bitstream was generated and the asynchronous multiplier was put onto the FPGA. Here, switches were used for a and b inputs and the buttons were used for input req and output ack signals, while LEDs were used for the corresponding output req and input ack signals and the result output. A number of different inputs were applied and the result was verified.

4.2 Area Consumption

Area consumption for the different designs was easily found but only performed for post-synthesis using Vivado. The reason being that the FPGA has a limited number of IO and can as such only have a limited number of inputs and outputs. And when using larger multipliers, the number of IOs were quickly surpassed.

LUT/FF	8	16	32	64	128
Direct	71/34	348/66	1274/177	5421/402	22090/1464
CSA-based	79/70	118/142	221/287	444/580	890/1163
Asynchronous	181/166	250/278	390/502	668/950	1225/1846

Table 1: Area consumption for different operand bitwidths given in LUT/FF.

We can see that all the multipliers has an exponential increase, when doubling the number of bits. It is here visible that the asynchronous version has a lot of overhead but the resource consumption closes in on the CSA-based version. The direct multiplication increases much faster than the other two.

4.3 Power Consumption

The power consumption was found by running a simulation of the synthesized design with annotated delays using the generated SDF file. This was done using Vivado Post-Synthesis Timing Simulation. In order to generate the Switching Activity Interchange Format (SAIF) file, which contains information about the switching of the internal signals, the simulation settings were changed to export this. This is the *xsim.simulate.saif*, which tells the file name of the SAIF file. *xsim.simulate.saif_all_signals* was also enabled, to get all the internal signals. When running the simulation, it needs to run the entire test in one run, as it closes the




Figure 6: Total number of LUTs needed for 8, 16, 32, 64 and 128 bit multipliers.

SAIF file after simulating for the specified time. To overcome this, *xsim.simulate.runtime* was changed to -all, which means that it runs until it is stopped by the testbench. And in our case, this happens when *std.env.finish*; is executed.

The SAIF file is saved under project/project.sim/sim_1/synth/timing/xsim for a post-synthesis timing simulation. When clicking "Report Power", there is a tab called Switching. From here, the SAIF file can be chosen under Simulation Settings. After this, the power estimation will be much more precise, as it would otherwise use some pre-determined probabilities for signal switching.

The power consumption is given in static and dynamic power consumption. The static power consumption is how much power the FPGA consumes from just having its internal gates supplied with voltage. This comes from leakage and more. The dynamic power is what comes from switching activity and is normally the dominant contributor for larger systems with lots of switching. The dynamic power is then divided into subgroups of signals, logic, clock, and IO. Signals are the wires, logic is the components such as LUTs and clock is the power that is consumed due to the clock signal, which has to be routed to many positions on the board. IO is especially for the output pins, which have a certain load but defaults to 0. This can be modified to fit the values of the board. In our case, we have noted the total dynamic power and IO power, which is a part of the total dynamic power. This is to be able the exclude the switching of buffers on the inputs and outputs, which would not be there in

an actual system running the multipliers.

Table 2 shows the wattage for the systems. These values were only obtained for up to 32 bits, due to the long test runtime for larger multiplications (¿60min for a 64-bit single-cycle multiplier). It should also be mentioned that Vivado only reports down to mW consumption and has about 20% error. The static power consumption for all the systems was 91 mW and thereby the primary power consumer. For an actual system, the static power consumption might be a smaller percentage but would still increase, as more parts of the chip are enabled. It should be noted that the asynchronous version has most of its power consumed in the IO part, as it uses 60%, 70%, and 83% of its dynamic power here. This is way more compared to the synchronous version, which is the most comparable.

dyn/IO power [mW]	8	16	32
Direct	5/2	9/4	46/30
CSA-based	9/2	12/1	14/1
Asynchronous	5/3	10/7	18/15

Table 2: Power consumption for dynamic power given in mW with dynamic/IO, where dynamic is the total dynamic power and IO is the part of this that is used for IO ports.

It is important to mention that all these figures are given in watt and therefore, to get an idea of the power consumption per operation, we would need to multiply by the number of seconds it took to run all the test vectors and then divide by the number of test vectors. This would give the average energy per multiplication in joule, as watt is joule/s.

4.4 Timing

The timing of the system is given in two forms, one for the propagation delay which is valid for clocked designs and one for the test runtime. As the asynchronous version was not interfaced into a synchronous circuit, this does not contain a propagation delay. It is important to note that the CSA-based synchronous multiplier contains a full-adder after a register, which is the critical path. As the CSA has constant delay, this will only increase when routing becomes more difficult, whereas the adder needs a longer and longer carry chain. This could be overcome with multi-cycle adders.

Table 4 shows the simulated time required to pass the testbench for the different systems. As we can see, the direct version takes the same time no matter the bit width, as the testbench was always clocked with a period of 20 ns. This has been taken into account when calculating

Prop. delay[ns]	8	16	32	64	128
Direct	5.9	7.8	12.0	15.5	15.7
CSA-based	2.7	3.0	3.8	5.9	9.6

Table 3: Propagation delay for different bit widths given in ns. The asynchronous version does not have a clock and hence no propagation delay is noted.

the power consumption later on. Furthermore, we can see that if the system is clocked at 20 ns, the asynchronous non-optimized multiplier is almost as fast as the synchronous version. The asynchronous version takes 50% longer to compute on average.

Runtime[ns]	8	16	32
Direct	800000	800000	800000
CSA-based	1419290	3001590	6193230
Asynchronous	2276649	4519090	9095750

Table 4: Runtime for different bit widths given in ns. Due to a quadratic increase in test-time, only up to 32 bits have been tested.

4.5 Energy Per Operation

Finally, we can have the actual energy per operation calculated for the different versions. As all the testbenches were run with a clock-period of 20 ns, this needs to be scaled to match the synthesized clock frequency. To scale, we divide the clock period synthesized by 20 ns, which gives a scalar that needs to be applied. We then multiply this by the runtime in the simulation, which gives the total runtime at a given frequency. This is then multiplied by the dynamic watt consumption, which gives the total amount of energy consumed. This is then divided by the number of test vectors, which gives the average energy spent per multiplication. Table 5 states this value in picojoule.

We can see that the direct multiplication is very efficient for small versions but rapidly increase with bit width. This makes sense as the number of LUTs needed increases exponentially with the number of bits. Both the synchronous and asynchronous versions both also increase exponentially, however slower than the direct version. This is because the width of the inputs increase and therefore the number of cycles per multiplication.

Energy/Operation[pJ]	8	16	32
Direct	118	280.8	2208
CSA-based	172	540	1647
Asynchronous	1138	4519	16372

Table 5: Energy per operation for different bitwidths, given in picojoule.

5 Discussion

5.1 Future Work

There are multiple areas that could be expanded in the system. One is an interface into a synchronous system. This is tool-dependent, as it requires information on the timing for each run. If the system has been timed to take x seconds before it has a stable output, we can know exactly how many cycles we need to count using a synchronous counter, which can then work as an enable for the output signal. The enable signal into the system can be generated from the valid signal into the multiplier. This, however, needs to have a two-phase crossing, such that when valid goes low, the phase into the asynchronous multiplier stays the same.

The current system takes almost the same time for a word that consists all 0s except for the MSB being 1 as the a-operand as when operand a is all ones. This is because it takes to, close to, the same time process a 0 as processing a 1. It does, however, run faster the further to the right the leading one in the a- operand is. Therefore, it is possible to make a leading-zeroes detector, that counts the number of leading zeroes in the a-input. The system can then have multiple timings, which is controlled by how high the counter should count. Given an n-bit input, it takes approximately $(n - leading_zeroes)/n$ to compute a multiplication. This can be divided into sections, such that it matches an integer number of clock cycles.

Another implementation that is currently missing is that the system only has a simple adder in the end, that adds the carry and sum for the output. This could also be converted to an asynchronous version or the delay of that should be included in the final timing. Alternatively, the multiplier might just give the result in a carry-save format, which can either be used directly in the synchronous system or a synchronous adder can be used afterwards.

We see high power consumption reading of the implementation. Some of this power is dynamic power consumed by the CSA. By moving the location of CSA we could most likely reduce the switching power consumed by this block. With the location it has now, the input will switch even when we keep the adder ring still. This is because the inputs are connected

directly to shifted b operands. Furthermore, the inputs from the feedback path of the adder ring will not arrive at the same time as the inputs from the b operand, as this is a asynchronous system. This further makes for switching of the CSA. By moving it in between the two handshake registers of the adder ring, there would be no input switching when the ring is held still. And all inputs would change at approximately the same time, as they are fed by the same handshake register.

As it has been touched upon, the throughput of the system is bottle-necked by the matched delay of the CSA functional block. This limits the rate of handshakes in the adder ring. If area and power budgets allows it, this fact should be taken advantage of by having another CSA element between the two handshake registers in this ring, to perform the addition of two partial products in parallel. The rate of tokens would remain unchanged in this ring, but half the number of handshakes are needed to produce a result. This would introduce further overhead for the rest of the multiplier as well. For instance, the adder ring can only be still if the two LSB of operand a is 0. If the current design had been set up to add 0 when the LSB of a is 0, the latency would be cut in half with another CSA element. For random operands the ring will on average be still for 50% of the steps. For 100 bit input this means 50 steps on average. When the system have to consider the two LSB the chance is 25% of them both being 0. With two adders the worst case needs 50 steps and on average $0.75 \cdot 50 = 37.5$. This means we can estimate an average decrease of latency by (50 - 37.5)/50 = 25% by implementing another CSA.

We used the combination of a demux and a sink in several sites of our design to consume a token on a given condition. We imagine that this is a combination of components that are used often. Therefore, there is an argument for investigating if it could be optimized by combining these two components to one structure. If nothing else, then add such a component as a conditional sink to the library for convenience.

The asynchronous click library [2] that we used, did have some optimized merged components. For instance register and fork. We did not use these, but this might had made for slightly better performance. This too is a consideration for future work.

5.2 Hardware results

When obtaining the results, we used post-synthesis results to evaluate from, due to limited amounts of IO on an FPGA. An alternative solution would be to make a hardware tester with the synthesizable LFSR units that could apply inputs to the different multipliers with the same power consumption for the different implementations. A problem with this would

be optimizations performed at synthesis, where outputs are needed in order to actually generate hardware.

5.3 ASIC Implementation

Another interesting aspect would be to look at an ASIC implementation and the timings gotten from this. This is especially interesting, as an ASIC has support for simpler gates, which the system is designed around. An FPGA implementation using only the same type of LUTs and registers will give the system some barriers. For instance, it does not make much difference if a bit is dependent on one or 6 bits for its output. That is, an inverter roughly takes the same time as a 5-bit XOR gate in an FPGA implementation. Another aspect is the wiring delay, which is also quite constant in an FPGA, as it has to use the routing matrix. An ASIC has more freedom in modifying parts of the system and can use high speed and low-speed versions of gates for even higher granularity of area, speed, and power consumption.

An issue with the ASIC implementation is to control the tools, which are inherently made for synchronous designs. The Synopsys compiler tool takes several clock ports and then starts its timing based on registers from input to output using these clocks. Whether it can understand an asynchronous loop is yet to be investigated. And even if it can compile this, then it is probably not able to get the timing of the system, as it does not know when the loop has a valid output. Therefore, making an ASIC implementation would probably require giving the tool information about multi-cycle paths. And afterward, a simulation should be done with annotated delays, as would be present in a Standard Delay Format (SDF) file.

5.4 Easier Development

As an asynchronous system needs many connections, an easier way of describing hardware would be very beneficial. One way would be to have a GUI program that allows drag and drop and connections between components. Another approach would be to use another faster language, such as Chisel, where connections between ports of components can be made directly. This makes development a lot faster, as connections only have to be changed in one place. A Chisel description would generate Verilog code, which can also be synthesized. The library is written in VHDL, but this is not an issue as these can be black-boxed into the Chisel design and then use a mixed-language synthesis in Vivado, which is enabled by default.

5.5 Requirements

To assess the asynchronous model, we can now look into the three requirements as stated in the beginning.

- Be able to perform many iterations per slow clock cycle -;
 This was not validated, but we did see that it is possible to run many iterations in a specified amount of time so there is no issue in making a working solution with a register that enables after n cycles. The exact time it takes for a cycle was not heavily investigated. The library was not made for speed either, so to assess this, the system should be timed and the delay elements should be matched to the delay.
- Consume less area than a synchronous single-cycle multiplier -;
 We got only a slight increase in resource consumption compared to a similar synchronous version and a much lower consumption compared to a direct multiplier. The asynchronous multiplier has quite a bit of overhead for all the handshaking, but this gets amortized for larger bit-versions. An ASIC implementation will probably make this overhead smaller compared to the synchronous version.
- Have a comparable power consumption for a diverse set of test vectors The energy per operation is a factor 10 larger than the synchronous version. This, however, has multiple reasons and can be solved in different ways. The synchronous version has only a very small part of its power consumed in the IO, whereas the asynchronous version has 60%, 70%, and 83% of its dynamic power consumed in the IO. Therefore, a latch or register on the output of the multiplier would be beneficial, which would drastically reduce the amount of switching. And as the output buffers probably require quite a bit of power to drive compared to internal gates, this seems like a huge power saver. And as discussed moving the CSA component to reduce input switching would also better the power consumption.

From these three requirements, we do not have anything that "ruins" the idea of using an asynchronous multiplier in a synchronous design. The higher power consumption can probably be fixed. The design was focused on slowly clocked systems with certain faster components. And as the testbench was clocked at 50 MHz, we need to slow this down by a factor of 10, and then the asynchronous version would be faster than the synchronous version. So with optimizations, this actually seems like a solution that might be beneficial for slowly clocked systems. It also has the, potentially huge, benefit of smoothing out the

power consumption to ease the requirements for the power supply, instead of having a lot of switching right on the clock edge. However, an ASIC implementation still needs to be performed to verify these.

6 Conclusion

This report looked into asynchronous multipliers compared to direct and synchronous versions. It was found that the area is almost the same as a synchronous version, though with an initial overhead for handshaking. It was found that the timings of the non-optimized system are comparable to a synchronous version clocked at 50 MHz. And as this design is for slowly clocked systems, at less than 10 MHz, this is also very doable. The power consumption is the main issue, but analysis indicates that the power consumption can be greatly reduced with simple adjustments. All in all, the asynchronous multiplier seems like a possibility for use in real devices that needs small and relatively fast multipliers.

The project repository can be found at https://github.com/nothinn/async_multiplier.

References

- [1] J. F. Sparsø, Introduction to Asynchronous Circuit Design, 2020.
- [2] A. Mardari, Z. Jelcicova, and J. Sparsø, "Design and fpga-implementation of asynchronous circuits using two-phase handshaking," *Proceedings of 2019 25th Ieee International Symposium on Asynchronous Circuits and Systems*, vol. 2019-, pp. 9–18, 2019.

7 Appendix

7.1 Multiplier_async.vhd

```
Company:
      Engineer:
      Create Date: 03/30/2020 12:11:34 PM
      Design Name:
      Module Name: Asynchrounous multiplier - Behavioral
      Project Name:
      Target Devices:
      Tool Versions:
      Description:
11
12
      Dependencies:
14
      Revision:
15
      Revision 0.01 - File Created
       Additional Comments:
17
18
19
      name
                          initiated
21
      aclick0
                          yes
22
      aclick1
                          yes
      bclick0
24
                          yes
      bclick1
                          yes
25
      afork0
26
                          yes
      afork1
                          yes
      bfork0
                          yes
28
      nor
29
                          yes
      amux
30
                          yes
      bmux
                          yes
31
      csademuxin
32
                          yes
      noaddsink
                          yes
      CSA
                          yes
34
      csaclick0
35
                          yes
      csaclick1
                          yes
      csademuxout
                          yes
```

```
- csajoin
                         yes
      csamux
                              needs 0-input verification
39
                         yes,
      donefork0
40
                         yes
      donefork1
                         yes
      donefork2
                         yes
42
      donefork3
43
                         yes
      CSAreset source
                         yes
45
46
47
   library IEEE;
48
   use IEEE.STD_LOGIC_1164.ALL;
49
   - Uncomment the following library declaration if using
    - arithmetic functions with Signed or Unsigned values
   use IEEE.NUMERIC_STD.ALL;
54
    - Uncomment the following library declaration if instantiating
    - any Xilinx leaf cells in this code.
    -library UNISIM;
57
     -use UNISIM. VComponents. all;
58
59
   entity multiplier_async is
60
       Generic (
61
           BITWIDTH : integer := 128
62
       );
63
       Port (
64
            rst : in std_logic;
65
       ---Handshake ports
66
           --Ingoing channel
            req_in : in std_logic;
            ack_out: out std_logic;
69
           --Outgoing channel
71
            req_out: out std_logic;
72
            ack_in : in std_logic;
73
75
            start : in std_logic;
77
           ---Data
            a_in : in std_logic_vector(BITWIDTH - 1 downto 0);
79
            b_in : in std_logic_vector(BITWIDTH - 1 downto 0);
80
            result_out : out std_logic_vector(BITWIDTH *2 - 1 downto 0)
81
       );
82
```

```
83
    end multiplier_async;
84
85
    architecture Behavior of multiplier_async is
87
       --CONSTANT BITWIDTH : integer := 32;
88
90
       ---DELAY SIGNALS
91
       CONSTANT SINK_DELAY : time := 1ns;
92
       CONSTANT CSA_DELAY : time := 30 ns;
93
       CONSTANT SAFETY_MARGIN : real := 1.5;
94
       CONSTANT SOURCE DELAY: time := 1ns;
96
97
99
100
       - Signal and component declarations
101
       --fw: forward, bw: backward
102
103
        signal b_pad : std_logic_vector(BITWIDTH - 1 downto 0);
104
105
        signal in_fork_fwt_req : std_logic;
106
        signal in_fork_fwt_ack : std_logic;
107
        signal in_fork_fwb_req : std_logic;
108
        signal in_fork_fwb_ack : std_logic;
109
110
        signal a_mux_fw_req : std_logic;
111
        signal a_mux_fw_ack : std_logic;
        signal a_mux_fw_data : std_logic_vector(BITWIDTH - 1 downto 0);
113
        signal a_mux_fw_data_in : std_logic_vector(BITWIDTH - 1 downto 0);
114
115
116
        signal a_click_0_fw_req : std_logic;
117
        signal a_click_0_fw_ack : std_logic;
118
        signal a_click_0_fw_data : std_logic_vector(BITWIDTH - 1 downto 0);
119
        signal a_click_1_fw_req : std_logic;
121
        signal a_click_1_fw_ack : std_logic;
        signal a_click_1_fw_data : std_logic_vector(BITWIDTH - 1 downto 0);
        signal a_fork_0_fwt_req : std_logic;
        signal a_fork_0_fwt_ack : std_logic;
        signal a_fork_0_fwb_req : std_logic;
127
```

```
signal a_fork_0_fwb_ack : std_logic;
129
        signal \ a\_fork\_2\_fwt\_req : std\_logic;
130
        signal a_fork_2_fwt_ack : std_logic;
        signal a_fork_2_fwb_req : std_logic;
132
        signal a_fork_2_fwb_ack : std_logic;
133
        signal a_demux_fwb_req : std_logic;
135
        signal a_demux_fwb_ack : std_logic;
136
        signal a_demux_fwb_data : std_logic_vector(BITWIDTH - 1 downto 0);
137
        signal a_demux_fwc_req : std_logic;
138
        signal a_demux_fwc_ack : std_logic;
139
        signal a_demux_fwc_data : std_logic_vector(BITWIDTH - 1 downto 0);
140
        signal a_click_1_fw_data_shift : std_logic_vector(BITWIDTH - 1 downto 0);
141
142
        signal b_demux_fwb_req : std_logic;
144
        signal b_demux_fwb_ack : std_logic;
145
        signal b_demux_fwb_data : std_logic_vector(BITWIDTH*2 - 1 downto 0);
146
        signal b_demux_fwc_req : std_logic;
147
        signal b_demux_fwc_ack : std_logic;
148
        signal b_demux_fwc_data : std_logic_vector(BITWIDTH*2 - 1 downto 0);
149
        signal b_click_1_fw_data_shift : std_logic_vector(BITWIDTH*2 - 1 downto 0)
150
       \hookrightarrow ;
        signal a_fork_1_fwt_req : std_logic;
        signal a_fork_1_fwt_ack : std_logic;
153
        signal a_fork_1_fwb_req : std_logic;
154
        signal a_fork_1_fwb_ack : std_logic;
156
        signal nor_fw_req : std_logic;
157
        signal nor_fw_ack : std_logic;
158
        signal nor_fw_data : std_logic;
159
160
        signal done_fork_0_fwt_req : std_logic;
        signal done_fork_0_fwt_ack : std_logic;
162
        signal done_fork_0_fwb_req : std_logic;
163
        signal done_fork_0_fwb_ack : std_logic;
164
165
        signal done_demux_fwb_req : std_logic;
166
        signal done_demux_fwb_ack : std_logic;
        signal done_demux_fwb_data : std_logic_vector(0 downto 0);
168
        signal done_demux_fwc_req : std_logic;
169
        signal done_demux_fwc_ack : std_logic;
170
        signal done_demux_fwc_data : std_logic_vector(0 downto 0);
171
```

```
172
        signal done_demux_selector : std_logic;
173
174
        signal done_fork_1_fwt_req : std_logic;
        signal done_fork_1_fwt_ack : std_logic;
176
        signal done_fork_1_fwb_req : std_logic;
177
        signal done_fork_1_fwb_ack : std_logic;
179
        signal done_fork_2_fwt_req : std_logic;
180
        signal done_fork_2_fwt_ack : std_logic;
181
        signal done_fork_2_fwb_req : std_logic;
182
        signal done_fork_2_fwb_ack : std_logic;
183
184
        signal done_fork_3_fwt_req : std_logic;
185
        signal done_fork_3_fwt_ack : std_logic;
186
        signal done_fork_3_fwb_req : std_logic;
        signal done_fork_3_fwb_ack : std_logic;
188
189
        signal done_fork_4_fwt_req : std_logic;
190
        signal done_fork_4_fwt_ack : std_logic;
191
        signal done_fork_4_fwb_req : std_logic;
192
        signal done_fork_4_fwb_ack : std_logic;
193
194
        signal done_fork_5_fwt_req : std_logic;
195
        signal done_fork_5_fwt_ack : std_logic;
196
        signal done_fork_5_fwb_req : std_logic;
197
        signal done_fork_5_fwb_ack : std_logic;
198
199
        signal done_fork_6_fwt_req : std_logic;
200
        signal done_fork_6_fwt_ack : std_logic;
201
        signal done_fork_6_fwb_req : std_logic;
202
        signal done_fork_6_fwb_ack : std_logic;
203
204
        signal done_fork_7_fwt_req : std_logic;
205
        signal done_fork_7_fwt_ack : std_logic;
        signal done_fork_7_fwb_req : std_logic;
207
        signal done_fork_7_fwb_ack : std_logic;
208
        signal demux_sel_delay_req : std_logic;
210
        signal csa_demux_in_req : std_logic;
211
        signal a_join_fw_req : std_logic;
        signal a_join_fw_ack : std_logic;
213
214
        signal b_join_fw_req : std_logic;
        signal b_join_fw_ack : std_logic;
216
```

```
signal b_mux_fw_req : std_logic;
218
       signal b_mux_fw_ack : std_logic;
219
       signal b_mux_fw_data : std_logic_vector(BITWIDTH*2 - 1 downto 0);
       signal b_mux_fw_data_inA : std_logic_vector(BITWIDTH*2 - 1 downto 0);
221
       signal b_mux_fw_data_inB : std_logic_vector(BITWIDTH*2 - 1 downto 0);
222
       signal b_click_0_fw_req : std_logic;
224
       signal b_click_0_fw_ack : std_logic;
225
       signal b_click_0_fw_data : std_logic_vector(BITWIDTH*2 - 1 downto 0);
227
       signal b_click_1_fw_req : std_logic;
228
       signal b_click_1_fw_ack : std_logic;
       signal b_click_1_fw_data : std_logic_vector(BITWIDTH*2 - 1 downto 0);
230
231
       signal b_fork_0_fwt_req : std_logic;
       signal b_fork_0_fwt_ack : std_logic;
233
       signal b_fork_0_fwb_req : std_logic;
234
       signal b_fork_0_fwb_ack : std_logic;
235
236
       signal csa_demux_fwb_req : std_logic;
237
       signal csa_demux_fwb_ack : std_logic;
238
       signal csa_demux_fwb_data : std_logic_vector(BITWIDTH*2 - 1 downto 0);
239
       signal csa_demux_fwc_req : std_logic;
240
       signal csa_demux_fwc_ack : std_logic;
241
       signal csa_demux_fwc_data : std_logic_vector(BITWIDTH*2 - 1 downto 0);
242
       signal CSA_demux_in_selector : std_logic;
244
       signal CSA_demux_in_data : std_logic_vector(BITWIDTH*2 - 1 downto 0);
245
246
247
       signal CSA_join_fw_req : std_logic;
248
       signal CSA_join_fw_ack : std_logic;
249
250
       signal CSA_join_fw_delayed_req : std_logic;
       signal CSA_join_fw_delayed_ack : std_logic;
252
253
       signal CSA_carry : std_logic_vector(BITWIDTH*2-1 downto 0);
       255
256
         signal CSA_click_0_fw_ack : std_logic;
         signal CSA_click_0_fw_req : std_logic;
258
         signal CSA_click_0_fw_data : std_logic_vector(BITWIDTH*2 - 1 downto 0);
259
261
```

```
signal CSA_click_0_fw_req : std_logic;
        signal CSA_click_0_fw_ack : std_logic;
263
        signal CSA_click_0_fw_data : std_logic_vector(BITWIDTH*2*2-1 downto 0);
264
       \hookrightarrow *2*2 due to carry and sum
        signal CSA_click_0_data_in : std_logic_vector(BITWIDTH*2*2-1 downto 0);
265
266
        signal CSA_click_1_fw_req : std_logic;
        signal CSA_click_1_fw_ack : std_logic;
268
        signal CSA_click_1_fw_data : std_logic_vector(BITWIDTH*2*2-1 downto 0); -
269
       \leftrightarrow *2*2 due to carry and sum
270
271
        signal reset_barrier_a_click1 : std_logic;
        signal reset_barrier_CSA_click1 : std_logic;
273
274
        attribute dont_touch : string;
        attribute dont_touch of reset_barrier_a_click1 : signal is "true";
276
        attribute dont_touch of reset_barrier_CSA_click1 : signal is "true";
277
279
        signal csa_demux_out_fwb_req : std_logic;
280
        signal csa_demux_out_fwb_ack : std_logic;
281
        signal csa_demux_out_fwb_data : std_logic_vector(BITWIDTH*2*2 - 1 downto
282
       \hookrightarrow 0);
        signal csa_demux_out_fwc_req : std_logic;
283
        signal csa_demux_out_fwc_ack : std_logic;
284
        signal csa_demux_out_fwc_data : std_logic_vector(BITWIDTH*2*2 - 1 downto
285
       \hookrightarrow 0);
286
        signal csa_reset_src_req : std_logic;
287
        signal csa_reset_src_ack : std_logic;
289
        signal csa_mux_fw_req : std_logic;
290
        signal csa_mux_fw_ack : std_logic;
291
        signal csa_mux_fw_data : std_logic_vector(BITWIDTH*2*2 - 1 downto 0);
292
293
        signal result : std_logic_vector(BITWIDTH*2 - 1 downto 0);
294
295
    begin
296
297
        --CSA
299
        b_pad <= (others => '0');
300
        ---instantiate a operand click elements
301
        in_fork : entity work.fork
302
```

```
generic map(
                PHASE_INIT => '0' -- set the phase to the same as the click element
304
             driving it
              )
              port map(
306
               rst \implies rst,
307
               -- Input channel
               inA_req \Rightarrow req_in,
309
               inA_ack => ack_out,
310
               - Output channel 1
311
               outB_req => in_fork_fwt_req,
312
               outB_ack => in_fork_fwt_ack,
313
               - Output channel 2
               outC_req => in_fork_fwb_req,
315
               outC_ack => in_fork_fwb_ack
316
              );
318
319
         a_click_0 : entity work.decoupled_hs_reg
320
              generic map(
321
                  DATA\_WIDTH \Rightarrow BITWIDTH,
322
                  VALUE \implies 0
323
              )
324
              port map(
325
                   rst \Rightarrow rst,
326
                   - Input channel
327
                   in_ack => a_mux_fw_ack,
328
                   in\_req \implies a\_mux\_fw\_req,
329
                   in_data \Rightarrow a_mux_fw_data,
330
                   - Output channel
331
                   out\_req \implies a\_click\_0\_fw\_req,
332
                   out_data => a_click_0_fw_data,
333
                   out_ack \implies a_click_0_fw_ack
334
              );
335
         a_click_1 : entity work.decoupled_hs_reg
337
              generic map(
338
                  DATA\_WIDTH \Rightarrow BITWIDTH,
                  VALUE \implies 0,
340
                   PHASE_INIT_IN \Rightarrow '0',
341
                   PHASE_INIT_OUT => '1'
343
              port map(
344
                   rst \Rightarrow rst,
                  - Input channel
346
```

```
in_ack \Rightarrow a_click_0_fw_ack,
                   in_req \Rightarrow a_click_0_fw_req,
348
                   in_data \implies a_click_0_fw_data,
349
                  - Output channel
                   out_req => a_click_1_fw_req,
351
                   out_data \implies a_click_1_fw_data,
352
                   out_ack \implies a_click_1_fw_ack
             );
354
355
356
         reset_barrier_a_click1 <= a_click_1_fw_req and start;</pre>
357
358
         a_fork_0 : entity work.fork
              generic map(
360
                PHASE\_INIT \Rightarrow '0' — set the phase to the same as the click element
361
             driving it
             )
362
             port map(
363
               rst \Rightarrow rst,
364
              -- Input channel
365
               inA_req => reset_barrier_a_click1,
366
               inA_ack \Rightarrow a_click_1_fw_ack,
              - Output channel 1
368
               outB\_req \implies a\_fork\_0\_fwt\_req,
369
               outB_ack => a_fork_0_fwt_ack,
370
               - Output channel 2
371
               outC_req => a_fork_0_fwb_req,
372
               outC_ack \Rightarrow a_fork_0_fwb_ack
373
              );
374
375
376
         demux_sel_delay : entity work.delay_element
377
              generic map(
378
                   size \implies 1
379
              port map(
381
                  d \Rightarrow a_join_fw_req,
382
                  z => demux_sel_delay_req
             );
384
         done_demux_selector <= a_click_1_fw_data(0) or nor_fw_data;
385
387
         done_demux : entity work.demux
388
              generic map(
                  DATA_WIDTH
                                  => 1,
390
```

```
PHASE_INIT_A => '0', --TODO consider INIT
                  PHASE\_INIT\_B \Rightarrow '0'.
392
                  PHASE_INIT_C \Rightarrow '0'
393
             )
             port map(
395
                  rst \Rightarrow rst,
396
                  -- Input port
                  inA\_req \implies done\_fork\_6\_fwt\_req,
398
                  inA_data \Rightarrow (others \Rightarrow '0'),
399
                  inA_ack => done_fork_6_fwt_ack,
400
                  - Select port
401
                  inSel_req \implies a_fork_2_fwt_req,
402
                  inSel_ack \Rightarrow a_fork_2_fwt_ack,
                  selector => done_demux_selector,
404
                  - Output channel 1
405
                  outB_req => done_demux_fwb_req,
                  outB_data => done_demux_fwb_data,
407
                  outB_ack => done_demux_fwb_ack,
408
                  -- Output channel 2
409
                  outC_req => done_demux_fwc_req,
410
                  outC_data => done_demux_fwc_data,
411
                  outC_ack => done_demux_fwc_ack
412
                  );
413
414
        done_DEMUX_SINK : entity work.sink
415
             generic map(
416
                  BITWIDTH \Rightarrow 1,
417
                  sink_delay => sink_delay
418
419
             port map(
420
                  req_in
                          => done_demux_fwc_req,
421
                  ack_out => done_demux_fwc_ack,
422
                  data_in => done_demux_fwc_data
423
             );
424
         a_click_1_fw_data_shift <= '0' & a_click_1_fw_data(BITWIDTH-1 downto 1);
426
427
         a_demux : entity work.demux
428
             generic map(
429
                  DATA_WIDTH
                                 => BITWIDTH,
430
                  PHASE_INIT_A => '0', --TODO consider INIT
                  PHASE_INIT_B \Rightarrow '0',
432
                  PHASE_INIT_C \Rightarrow '0'
433
434
             port map(
435
```

```
rst \implies rst,
                  - Input port
437
                  inA\_req \implies a\_fork\_0\_fwt\_req,
438
                  inA_data \implies a_click_1_fw_data_shift,
                  inA_ack => a_fork_0_fwt_ack,
440
                  - Select port
441
                  inSel_req => done_fork_4_fwb_req,
                  inSel_ack => done_fork_4_fwb_ack,
443
                  selector => nor_fw_data,
444
                  - Output channel 1
445
                  outB_req => a_demux_fwb_req,
446
                  outB_data \implies a_demux_fwb_data,
447
                  outB_ack => a_demux_fwb_ack,
                  - Output channel 2
449
                  outC_req => a_demux_fwc_req,
450
                  outC_data => a_demux_fwc_data,
                  outC_ack \implies a_demux_fwc_ack
452
                  );
453
454
455
                  a_new_sink : entity work.sink
456
                  generic map(
                       BITWIDTH \Rightarrow BITWIDTH,
458
                       sink_delay => sink_delay
459
                  )
460
                  port map(
461
                       req_in => a_demux_fwb_req,
462
                       ack_out => a_demux_fwb_ack,
463
                       data_in => a_demux_fwb_data
464
                  );
465
466
         a_fork_1 : entity work.fork
467
              generic map(
468
                PHASE\_INIT \Rightarrow '0'
469
              )
              port map(
471
               rst \Rightarrow rst,
472
              -- Input channel
473
               inA\_req \implies a\_fork\_0\_fwb\_req \; ,
474
               inA_ack \Rightarrow a_fork_0_fwb_ack,
475
              - Output channel 1
               outB_req \implies a_fork_1_fwt_req,
477
               outB_ack => a_fork_1_fwt_ack,
478
              - Output channel 2
479
               outC_req => a_fork_1_fwb_req,
480
```

```
outC_ack \Rightarrow a_fork_1_fwb_ack
              );
482
483
         a_fork_2 : entity work.fork
               generic map(
485
                 PHASE_INIT \Rightarrow '0'
486
              port map(
488
                rst \implies rst,
489
               -- Input channel
                inA_req => demux_sel_delay_req,
491
                inA_ack \Rightarrow a_join_fw_ack,
492
                - Output channel 1
                outB_req \Rightarrow a_fork_2_fwt_req,
494
                outB_ack => a_fork_2_fwt_ack,
495
                - Output channel 2
                outC_req \Rightarrow a_fork_2_fwb_req,
497
                outC_ack \Rightarrow a_fork_2_fwb_ack
498
              );
499
500
501
               nor_gate1 : entity work.NOR_gate
                    Generic map(
503
                        BITWIDTH \Rightarrow BITWIDTH.
504
                        NOR_DELAY \Rightarrow 2 \text{ ps } -TODO \text{ decide this time}
505
                    Port map(
507
                         in\_req \implies a\_fork\_1\_fwt\_req,
508
                         in_ack \Rightarrow a_fork_1_fwt_ack
                         in_bus \implies a_click_1_fw_data,
                         - Output channel
511
                         out_req => nor_fw_req,
512
                         out_ack => nor_fw_ack,
513
                         result \implies nor_fw_data
514
                    );
516
         done_fork_0 : entity work.fork
517
                    generic map(
                      PHASE\_INIT \Rightarrow '0'
519
                    port map(
                     rst \Rightarrow rst,
                     - Input channel
523
                     inA\_req \Rightarrow nor\_fw\_req,
                     inA_ack => nor_fw_ack,
```

```
- Output channel 1
                  outB_req => done_fork_0_fwt_req,
                  outB_ack => done_fork_0_fwt_ack,
528
                  - Output channel 2
                  outC_req => done_fork_0_fwb_req,
530
                  outC_ack => done_fork_0_fwb_ack
531
                 );
532
        done_fork_1 : entity work.fork
534
                 generic map(
                    PHASE\_INIT \Rightarrow '0'
536
                 )
537
                 port map(
                   rst \Rightarrow rst,
539
                  - Input channel
540
                  inA_req => done_demux_fwb_req,
                  inA_ack => done_demux_fwb_ack,
542
                  - Output channel 1
543
                  outB_req => done_fork_1_fwt_req,
544
                  outB_ack => done_fork_1_fwt_ack,
545
                  - Output channel 2
546
                  outC_req => done_fork_1_fwb_req,
547
                   outC_ack => done_fork_1_fwb_ack
548
                 );
549
551
        done_fork_3 : entity work.fork
                 generic map(
553
                    PHASE_INIT \Rightarrow '0'
                 )
                 port map(
                   rst \Rightarrow rst,
557
                  — Input channel
                  inA_req \Rightarrow done_fork_0_fwt_req,
559
                   inA_ack => done_fork_0_fwt_ack,
                  - Output channel 1
561
                  outB_req => done_fork_3_fwt_req,
562
                   outB_ack => done_fork_3_fwt_ack,
563
                  - Output channel 2
564
                  outC_req => done_fork_3_fwb_req,
565
                   outC_ack => done_fork_3_fwb_ack
                 );
567
568
        done_fork_4 : entity work.fork
                 generic map(
570
```

```
PHASE\_INIT \Rightarrow '0'
572
                  port map(
573
                   rst \Rightarrow rst,
                   — Input channel
575
                   inA_req => done_fork_3_fwb_req,
576
                   inA_ack => done_fork_3_fwb_ack,
                   - Output channel 1
                   outB_req => done_fork_4_fwt_req,
579
                   outB_ack => done_fork_4_fwt_ack,
580
                   - Output channel 2
581
                   outC_req => done_fork_4_fwb_req,
582
                   outC_ack => done_fork_4_fwb_ack
                  );
584
585
        done_fork_5 : entity work.fork
                  generic map(
587
                    PHASE_INIT \Rightarrow '0'
588
589
                  port map(
590
                   rst \Rightarrow rst,
591
                   — Input channel
592
                   inA_req => done_fork_3_fwt_req,
593
                   inA_ack \Rightarrow done_fork_3_fwt_ack,
594
                   - Output channel 1
595
                   outB_req => done_fork_5_fwt_req,
596
                   outB_ack => done_fork_5_fwt_ack,
                   - Output channel 2
598
                   outC_req => done_fork_5_fwb_req,
599
                   outC_ack => done_fork_5_fwb_ack
600
                  );
601
602
        done_fork_6 : entity work.fork
603
                  generic map(
604
                    PHASE\_INIT \Rightarrow '0'
                  )
606
                  port map(
607
                   rst \implies rst,
608
                   — Input channel
609
                   inA_req => done_fork_0_fwb_req,
610
                   inA_ack => done_fork_0_fwb_ack,
                   - Output channel 1
612
                   outB_req => done_fork_6_fwt_req,
613
                   outB_ack => done_fork_6_fwt_ack,
                   - Output channel 2
615
```

```
outC_req => done_fork_6_fwb_req,
                   outCack => done_fork_6_fwb_ack
617
                  );
618
         done_fork_7 : entity work.fork
620
                  generic map(
621
                    PHASE\_INIT \Rightarrow '0'
623
                  port map
624
                   rst \Rightarrow rst,
                   — Input channel
626
                   inA_req => done_fork_6_fwb_req,
627
                   inA_ack => done_fork_6_fwb_ack,
                   - Output channel 1
629
                   outB_req => done_fork_7_fwt_req,
630
                   outB_ack => done_fork_7_fwt_ack,
                   - Output channel 2
632
                   outC_req => done_fork_7_fwb_req,
633
                   outC_ack \Rightarrow done_fork_7_fwb_ack
634
                  );
635
636
         a_join : entity work.join
             generic map(
638
                  PHASE_INIT => '0' --TODO verify phase
639
640
             port map(
641
                  rst \Rightarrow rst,
642
                  ----UPSTREAM channels
643
                  inA\_req \Rightarrow done\_fork\_7\_fwb\_req,
644
                  inA_ack => done_fork_7_fwb_ack,
645
                  inB\_req \Rightarrow a\_fork\_1\_fwb\_req,
646
                  inB_ack \Rightarrow a_fork_1_fwb_ack,
647
                  —DOWNSTREAM channel
648
                  outC_req => a_join_fw_req ,
649
                  outC_ack => a_join_fw_ack
651
             );
652
             b_join : entity work.join
654
             generic map(
655
                  PHASE_INIT => '0' --TODO verify phase
657
             port map(
658
                  rst \Rightarrow rst,
                  660
```

```
inA\_req \Rightarrow done\_fork\_7\_fwt\_req,
                   inA_ack => done_fork_7_fwt_ack,
662
                   inB\_req \implies b\_fork\_0\_fwb\_req,
663
                   inB_ack \implies b_fork_0_fwb_ack,
                  ---DOWNSTREAM channel
665
                   outC_req => b_join_fw_req,
666
                   outC_ack => b_join_fw_ack
668
              );
669
671
         a_mux : entity work.mux
672
             -generic for initializing the phase registers
              generic map (
674
                 DATA\_WIDTH \Rightarrow BITWIDTH,
675
                 PHASE_INIT_C \Rightarrow '0',
                 PHASE_INIT_A \Rightarrow '0',
677
                 PHASE_INIT_B \Rightarrow '0',
678
                 PHASE\_INIT\_SEL \Rightarrow '0'
680
              port map(
681
                rst \Rightarrow rst,
                -- Input from channel 1
683
                inA_req => in_fork_fwt_req,
684
                inA_data \Rightarrow a_in,
685
                inA_ack => in_fork_fwt_ack,
686
                -- Input from channel 2
687
                inB_req => a_demux_fwc_req,
688
                inB_data => a_demux_fwc_data,
689
                inB_ack => a_demux_fwc_ack,
690
                - Output port
691
                outC_req => a_mux_fw_req,
692
                outC_data => a_mux_fw_data,
693
                outC_ack \implies a_mux_fw_ack,
694
                -- Select port
                inSel_req => done_fork_4_fwt_req,
696
                inSel_ack => done_fork_4_fwt_ack,
697
                selector(0) => nor_fw_data
698
                );
699
700
           b_click_0 : entity work.decoupled_hs_reg
702
                generic map(
703
                     DATA\_WIDTH \Rightarrow BITWIDTH*2,
                     VALUE \implies 0
705
```

```
)
                 port map(
707
                     rst \Rightarrow rst,
708
                     -- Input channel
                      in_ack => b_mux_fw_ack,
710
                      in_req \implies b_mux_fw_req,
711
                     in_data \implies b_mux_fw_data,
                     - Output channel
713
                      out\_req \implies b\_click\_0\_fw\_req,
714
                      out_data => b_click_0_fw_data,
715
                      out_ack => b_click_0_fw_ack
716
                );
717
            b_click_1 : entity work.decoupled_hs_reg
719
                 generic map(
720
                     DATA\_WIDTH \Rightarrow BITWIDTH*2,
                     VALUE \implies 0,
722
                     PHASE_INIT_OUT => '1'
723
                )
724
                 port map(
725
                     rst \Rightarrow rst,
726
                     - Input channel
727
                      in_ack \implies b_click_0_fw_ack,
728
                      in_req \implies b_click_0_fw_req,
729
                     in_data => b_click_0_fw_data,
730
                     -- Output channel
731
                      \label{eq:out_req} out\_req \implies b\_click\_1\_fw\_req \;,
732
                      out_data => b_click_1_fw_data,
733
                      out_ack \implies b_click_1_fw_ack
734
                );
735
736
            b_fork_0 : entity work.fork
737
                 generic map(
                   PHASE_INIT => '0' -- set the phase to the same as the click
739

    ⇔ element driving it

                 )
740
                 port map(
741
                  rst \Rightarrow rst,
742
                 — Input channel
743
                  inA_req \implies b_click_1_fw_req,
744
                  inA_ack \implies b_click_1_fw_ack,
                 - Output channel 1
746
                  outB_req => b_fork_0_fwt_req,
747
                  outB_ack => b_fork_0_fwt_ack,
                 - Output channel 2
749
```

```
outC_req \Rightarrow b_fork_0_fwb_req,
                 outC_ack \implies b_fork_0_fwb_ack
751
                );
752
753
754
         b_click_1_fw_data_shift <= (b_click_1_fw_data(BITWIDTH*2-2 downto 0) &
755
        \hookrightarrow '0');
        B_DEMUX_IN : entity work.demux
756
                generic map(
757
                    DATA_WIDTH
                                   \Rightarrow BITWIDTH*2,
                    PHASE_INIT_A \Rightarrow '0', —TODO consider INIT
759
                    PHASE_INIT_B \Rightarrow '0',
760
                    PHASE\_INIT\_C \implies '0'
                )
762
                port map(
763
                    rst \implies rst,
                    -- Input port
765
                    inA_req \Rightarrow b_fork_0_fwt_req,
766
                    inA_data => b_click_1_fw_data_shift,
767
                     inA_ack \Rightarrow b_fork_0_fwt_ack,
768
                    -- Select port
769
                    inSel_req => done_fork_5_fwb_req,
                     inSel_ack => done_fork_5_fwb_ack,
771
                     selector => nor_fw_data,
772
                     — Output channel 1
773
                     outB_req => b_demux_fwb_req, -TODO Verify that the selector
774

→ decides the intented output

                    outB_data => b_demux_fwb_data,
775
                     outB_ack => b_demux_fwb_ack,
776
                    - Output channel 2
777
                    outC_req => b_demux_fwc_req,
778
                     outC_data => b_demux_fwc_data,
779
                     outC_ack => b_demux_fwc_ack
780
                     );
781
782
783
784
        B_DEMUX_SINK : entity work.sink
785
                  generic map(
786
                      BITWIDTH \Rightarrow BITWIDTH*2,
787
                       sink_delay => sink_delay
                  )
789
                  port map(
790
                       req_in => b_demux_fwb_req,
791
                       ack_out => b_demux_fwb_ack,
792
```

```
data_in => b_demux_fwb_data
                  );
794
795
                     b_mux_fw_data_inA <= b_pad & b_in;
798
           b_mux : entity work.mux
               -generic for initializing the phase registers
800
                generic map (
801
                   DATA\_WIDTH \Rightarrow BITWIDTH*2,
                   PHASE_INIT_C \Rightarrow '0',
803
                   PHASE\_INIT\_A \Rightarrow '0',
804
                   PHASE_INIT_B \Rightarrow '0',
                   PHASE\_INIT\_SEL \Rightarrow '0'
806
                )
807
                port map(
                  rst \Rightarrow rst,
809
                  - Input from channel 1
810
                  inA_req => in_fork_fwb_req ,
811
                  inA_data => b_mux_fw_data_inA,
812
                  inA_ack => in_fork_fwb_ack,
813
                  -- Input from channel 2
814
                  inB\_req \implies b\_demux\_fwc\_req,
815
                  inB_data => b_demux_fwc_data,
816
                  inB_ack => b_demux_fwc_ack,
817
                  - Output port
818
                  outC_req => b_mux_fw_req,
819
                  outC_data => b_mux_fw_data,
820
                  outC_ack => b_mux_fw_ack,
821
                  - Select port
822
                  inSel_req => done_fork_5_fwt_req,
823
                  inSel_ack => done_fork_5_fwt_ack,
824
                  selector(0) \implies nor_fw_data
825
                  );
826
828
         CSA_demux_in_selector <= a_click_1_fw_data(0) or nor_fw_data;
829
         csa_demux_in_delay : entity work.delay_element
830
             generic map(
831
                  size \implies 1
832
             port map(
834
                  d \Rightarrow b_join_fw_req,
835
                  z => csa_demux_in_req
             );
837
```

```
CSA_demux_in_data <= b_click_1_fw_data when nor_fw_data = '0' else (others
839
       \rightarrow => '0');
        CSA_DEMUX_IN : entity work.demux
             generic map(
841
                 DATA_WIDTH
                                \Rightarrow BITWIDTH*2,
842
                 PHASE_INIT_A => '0', --TODO consider INIT
                 PHASE_INIT_B \implies '0',
844
                 PHASE_INIT_C \Rightarrow '0'
845
             )
             port map(
847
                  rst \implies rst,
848
                 -- Input port
                  inA\_req \implies csa\_demux\_in\_req,
850
                  inA_data => CSA_demux_in_data,
851
                  inA_ack => b_join_fw_ack,
                 - Select port
853
                  inSel_req \Rightarrow a_fork_2_fwb_req,
854
                  inSel_ack => a_fork_2_fwb_ack,
                  selector => CSA_demux_in_selector,
856
                 - Output channel 1
857
                  outB_req => csa_demux_fwb_req,
                                                      --TODO Verify that the selector

    → decides the intented output

                  outB_data => csa_demux_fwb_data,
859
                  outB_ack => csa_demux_fwb_ack,
860
                 - Output channel 2
861
                  outC_req => csa_demux_fwc_req,
862
                  outC_data \implies csa_demux_fwc_data,
863
                  outC_ack => csa_demux_fwc_ack
864
                  );
865
866
867
        NO_ADD_SINK : entity work.sink
868
             generic map(
869
                 BITWIDTH \Rightarrow BITWIDTH*2,
                  sink_delay => sink_delay
871
             )
872
             port map(
873
                  req_in => csa_demux_fwc_req,
874
                  ack_out => csa_demux_fwc_ack,
875
                  data_in => csa_demux_fwc_data
             );
877
878
        CSA_JOIN : entity work.join
             generic map(
880
```

```
PHASE_INIT => '0' —TODO verify phase
             )
882
             port map(
883
                  rst \Rightarrow rst,
                  ----UPSTREAM channels
885
                  inA_req => csa_mux_fw_req,
886
                  inA_ack => csa_mux_fw_ack,
                  inB_req => csa_demux_fwb_req,
888
                  inB_ack => csa_demux_fwb_ack,
889
                  ---DOWNSTREAM channel
                  outC_req => CSA_join_fw_req,
891
                  outC\_ack \implies CSA\_join\_fw\_ack
892
             );
894
895
        CSA1: entity work.CSA
             generic map(
897
                  BITWIDTH \Rightarrow BITWIDTH*2,
898
                  CSA\_DELAY \implies CSA\_DELAY
900
             port map(
901
                  CSA_{in_0} = csa_{mux_fw_data}(BITWIDTH*2-1 downto 0),
                  CSA_{in_1} \Rightarrow csa_{mux_fw_data}(BITWIDTH*2*2-1 downto BITWIDTH*2),
903
                  CSA_in_2 => csa_demux_fwb_data,
904
905
                  CSA_out_S \Rightarrow CSA_sum,
906
                  CSA_out_C => CSA_carry
907
908
             );
910
911
         csa_delay_req : entity work.delay_element
912
             generic map(
913
                  size \implies 6
914
             port map(
916
                  d => CSA_join_fw_req,
917
                  z => CSA_join_fw_delayed_req
             );
919
920
           csa_delay_reg : entity work.delay_element_sim
                generic map(
922
                     delay => CSA_DELAY * SAFETY_MARGIN
923
                port map(
925
```

```
d \Rightarrow CSA_join_fw_req,
                     z => CSA_join_fw_delayed_req
927
                );
928
930
           csa_delay_ack : entity work.delay_element_sim
931
                generic map(
                     delay => CSA_DELAY * SAFETY_MARGIN
933
934
                port map(
                    d \Rightarrow CSA_join_fw_ack,
936
                     z => CSA_join_fw_delayed_ack
937
                );
939
940
         CSA_click_0_data_in <= CSA_sum & (CSA_carry(BITWIDTH*2-2 downto 0) & '0');
         csa_click_0 : entity work.decoupled_hs_reg
942
             generic map(
943
                  DATA\_WIDTH \Rightarrow BITWIDTH*2*2,
944
                  VALUE \implies 0
945
             )
946
             port map(
                  rst \implies rst,
948
                  — Input channel
949
                  in_ack => CSA_join_fw_ack,
950
                  in_req => CSA_join_fw_delayed_req,
951
                  in_data => CSA_click_0_data_in,
952
                  - Output channel
953
                  out_req => CSA_click_0_fw_req,
954
                  out_data => CSA_click_0_fw_data,
955
                  out_ack => CSA_click_0_fw_ack
             );
957
958
959
         csa_click_1 : entity work.decoupled_hs_reg
             generic map(
961
                  DATA\_WIDTH \Rightarrow BITWIDTH*2*2,
962
                  VALUE \implies 0,
963
                  PHASE_INIT_IN \Rightarrow '0',
964
                  PHASE_INIT_OUT \Rightarrow '1'
965
             port map(
967
                  rst \Rightarrow rst,
968
                  — Input channel
                  in_ack => CSA_click_0_fw_ack,
970
```

```
in_req => CSA_click_0_fw_req,
                  in_data => CSA_click_0_fw_data,
972
                  — Output channel
973
                  out_req => CSA_click_1_fw_req,
                  out_data => CSA_click_1_fw_data,
975
                  out_ack => CSA_click_1_fw_ack
976
             );
978
         reset_barrier_CSA_click1 <= CSA_click_1_fw_req AND start;
979
981
982
         CSA_DEMUX_OUT : entity work.demux
              generic map(
984
                  DATA_WIDTH
                                \Rightarrow BITWIDTH*2*2,
985
                  PHASE_INIT_A => '0', —TODO consider INIT
                  PHASE\_INIT\_B \Rightarrow '0',
987
                  PHASE_INIT_C \Rightarrow '0'
988
             )
989
              port map(
990
                  rst \Rightarrow rst,
991
                  -- Input port
992
                  inA_req => reset_barrier_CSA_click1,
993
                  inA_data => CSA_click_1_fw_data,
994
995
                  inA_ack => CSA_click_1_fw_ack,
                  - Select port
996
                  inSel_req => done_fork_1_fwb_req,
997
                  inSel_ack => done_fork_1_fwb_ack,
998
                  selector => nor_fw_data,
999
                  - Output channel 1
1000
                  outC_req => csa_demux_out_fwb_req,
                                                           --TODO Verify that the
1001

→ selector decides the intented output

                  outC_data => csa_demux_out_fwb_data,
                  outC_ack => csa_demux_out_fwb_ack,
1003
                  - Output channel 2
1004
                  outB_req => csa_demux_out_fwc_req,
1005
                  outB_data => csa_demux_out_fwc_data,
1006
                  outB_ack => csa_demux_out_fwc_ack
1007
                  );
1008
1009
1011
           RES_SINK : entity work.sink
1012
           generic map(
1013
               BITWIDTH \Rightarrow BITWIDTH*2*2,
1014
```

```
sink_delay => sink_delay
            port map(
1017
                req_in => csa_demux_out_fwc_req,
                ack_out => csa_demux_out_fwc_ack,
1019
                data_in => csa_demux_out_fwc_data
            );
1021
         req_out <= csa_demux_out_fwc_req;
         csa_demux_out_fwc_ack <= ack_in;
         result_out <= std_logic_vector( unsigned(csa_demux_out_fwc_data(BITWIDTH
         \rightarrow *2*2-1 \ downto \ BITWIDTH*2)) \ + \ unsigned ( csa_demux_out_fwc_data (BITWIDTH*2)) 
        \leftrightarrow *2-1 downto 0));
1028
1029
         CSA_RESET_SOURCE : entity work.source
1030
         generic map( - TODO check this component
1031
              source_delay => source_delay
1032
         )
1033
         port map(
1034
              req_out => csa_reset_src_req ,
1035
              ack_in => csa_reset_src_ack
1036
         );
1037
1038
         csa_mux : entity work.mux
1039
              -generic for initializing the phase registers
1040
              generic map (
1041
                 DATA\_WIDTH \Rightarrow BITWIDTH*2*2,
                 PHASE_INIT_C => '0', --TODO check init values
1043
                 PHASE_INIT_A \Rightarrow '0',
                 PHASE_INIT_B \Rightarrow '0',
1045
                 PHASE\_INIT\_SEL \Rightarrow '0'
1046
1047
              port map(
1048
                rst \Rightarrow rst,
1049
                -- Input from channel 1
1050
                inA_req => csa_reset_src_req ,
1051
                inA_data \Rightarrow (others \Rightarrow '0'),
                inA_ack => csa_reset_src_ack,
                -- Input from channel 2
                inB_req => csa_demux_out_fwb_req,
                inB_data => csa_demux_out_fwb_data,
                inB_ack => csa_demux_out_fwb_ack,
```

```
-- Output port
               outC_req => csa_mux_fw_req,
1059
               outC_data => csa_mux_fw_data,
1060
               outC_ack => csa_mux_fw_ack,
               -- Select port
1062
               inSel_req => done_fork_1_fwt_req,
1063
               inSel_ack => done_fork_1_fwt_ack,
               selector(0) => nor_fw_data
1065
               );
1066
      -TODO:
1068
         Fix flushing
1069
         Fix req-ack to input - Look ok
         Fix req-ack to output
        Add results
         Fix req-out for tb
       we have added or gate neglecting delay
1075
1076
1077
      -man kan lave en renerer demux sink l sning
        annoter handhaske kritrier p
1078
1079
    end Behavior;
1080
```

7.2 Multiplier_direct.vhd

```
Company:
      Engineer:
     Create Date: 03/30/2020 12:11:34 PM
      Design Name:
     - Module Name: multiplier - Behavioral
     Project Name:
      Target Devices:
      Tool Versions:
10
      Description:
12
     - Dependencies:
13
14
    - Revision:
     Revision 0.01 - File Created
```

```
Additional Comments:
18
19
20
21
   library IEEE;
22
   use IEEE.STD_LOGIC_1164.ALL;
23
24
   - Uncomment the following library declaration if using
25
    - arithmetic functions with Signed or Unsigned values
26
   use IEEE.NUMERIC_STD.ALL;
28
    - Uncomment the following library declaration if instantiating
29
    - any Xilinx leaf cells in this code.
    -library UNISIM;
     -use UNISIM. VComponents. all;
32
   entity multiplier_direct is
34
       Generic (
35
           bitwidth: integer := 128
       );
37
       Port ( clk : in STDLOGIC;
38
               rst : in STD_LOGIC;
               a : in STD_LOGIC_VECTOR (bitwidth -1 downto 0);
40
               b : in STDLOGIC_VECTOR (bitwidth-1 downto 0);
41
               result : out STD_LOGIC_VECTOR (bitwidth*2-1 downto 0);
               done : out STDLOGIC;
43
               valid : in STDLOGIC;
44
               ready : out STD_LOGIC);
   end multiplier_direct;
46
47
   architecture Behavior of multiplier_direct is
48
49
       signal a_reg , b_reg : std_logic_vector(bitwidth-1 downto 0);
51
       signal result_reg : std_logic_vector(bitwidth*2-1 downto 0);
52
       signal valid_reg , valid_reg2 : std_logic;
   begin
56
57
58
       process (clk, rst)
59
```

```
begin
            if rst = '1' then
61
62
                 a_reg \ll (others \Rightarrow '0');
                 b_reg \ll (others \Rightarrow '0');
64
                 result_reg \ll (others \Rightarrow '0');
                 valid_reg \ll '0';
                 valid_reg2 \ll '0';
67
             elsif\ rising\_edge(clk)\ then
70
                 a_reg \le a;
71
                 b_reg \le b;
                 result_reg <= std_logic_vector(unsigned(a_reg)*unsigned(b_reg));
                 valid_reg <= valid;</pre>
74
                 valid_reg2 <= valid_reg;</pre>
            end if;
        end process;
77
        result <= result_reg;
79
80
        ready <= '1'; --Pipelined so always ready for next signal.
        done <= valid_reg2; -It takes two cycles before the result comes out.
82
83
   end Behavior;
```

7.3 Multiplier_seq.vhd

```
Company:
2
      Engineer:
     - Create Date: 03/30/2020 12:11:34 PM
5
     - Design Name:
     - Module Name: multiplier - Behavioral
     - Project Name:
     - Target Devices:
10
     - Tool Versions:
     - Description:
11
12
13
     - Dependencies:
14
```

```
- Revision:
      Revision 0.01 - File Created
      Additional Comments:
19
20
21
   library IEEE;
22
   use IEEE.STD_LOGIC_1164.ALL;
23
24
    - Uncomment the following library declaration if using
    - arithmetic functions with Signed or Unsigned values
26
   use IEEE.NUMERIC.STD.ALL;
27
   - Uncomment the following library declaration if instantiating
29
     - any Xilinx leaf cells in this code.
30
    -library UNISIM;
31
    -use UNISIM. VComponents. all;
32
   entity multiplier_seq is
       Generic (
35
           bitwidth: integer := 128
36
       );
37
       Port ( clk : in STD_LOGIC;
38
               rst : in STD_LOGIC;
39
               a : in STD_LOGIC_VECTOR (bitwidth -1 downto 0);
               b : in STDLOGIC_VECTOR (bitwidth-1 downto 0);
41
               result : out STD_LOGIC_VECTOR (bitwidth*2-1 downto 0);
42
               done : out STD_LOGIC;
               valid : in STD_LOGIC;
44
               ready : out STD_LOGIC);
45
   end multiplier_seq;
46
   architecture Behavior of multiplier_seq is
48
49
       signal a_reg , b_reg : std_logic_vector(bitwidth*2-1 downto 0);
50
51
       signal result_reg : std_logic_vector(bitwidth*2-1 downto 0);
       signal valid_reg , valid_reg2 : std_logic;
56
57
```

```
signal CSA_out_S , CSA_out_C : std_logic_vector(bitwidth*2-1 downto 0);
        signal CSA_out_S_reg, CSA_out_C_reg : std_logic_vector(bitwidth*2-1 downto
59
       \hookrightarrow 0);
        signal CSA_in_0, CSA_in_1, CSA_in_2: std_logic_vector(bitwidth*2-1 downto
61
       \hookrightarrow 0);
63
        signal xor1 : std_logic_vector(bitwidth*2-1 downto 0);
64
        signal calculating : std_logic;
66
   begin
69
70
        ---CSA part
71
        gen_CSA: for i in 0 to bitwidth*2-1 generate
73
             xor1(i) \le CSA_in_0(i) xor CSA_in_1(i);
75
             CSA_out_S(i) \le xor1(i) xor CSA_in_2(i);
             CSA_out_C(i) \le (xor1(i) \text{ and } CSA_in_2(i)) \text{ or } (CSA_in_0(i) \text{ and } CSA_in_1)
78
       \hookrightarrow (i);
        end generate;
79
80
81
        CSA_in_0 <= (others => '0') when calculating = '0' else CSA_out_S_reg;
82
        CSA_in_1 <= (others => '0') when calculating = '0' else CSA_out_C_reg sll
83
       \hookrightarrow 1;
        process (all)
85
        begin
86
             if calculating = '1' then
                 if a_reg(0) = '0' then
88
                      CSA_{in_2} \ll (others \Rightarrow '0');
89
                 else
90
                      CSA_in_2 \ll b_reg;
91
                 end if;
92
             else
93
                 if a(0) = '0' then
                      CSA_{in_2} \ll (others \Rightarrow '0');
95
                 else
96
                      CSA_{in_2} \ll (bitwidth - 1 downto 0 \implies '0') \& b;
97
                 end if;
98
```

```
end if;
         end process;
100
         process (clk, rst)
         begin
103
              if rst = '1' then
104
                  a_reg \ll (others \Rightarrow '0');
                   b_reg \ll (others \Rightarrow '0');
106
107
                   valid_reg \ll '0';
                   valid_reg2 \ll '1';
109
                   result_reg \ll (others \Rightarrow '0');
111
112
                   calculating <= '0';
113
                   CSA_out_S_reg \ll (others \Rightarrow '0');
115
                   CSA_out_C_reg \ll (others \Rightarrow '0');
116
117
118
              elsif\ rising\_edge(clk)\ then
119
                   valid_reg <= valid;</pre>
121
122
                   if calculating = '1' then
123
                        a_reg \ll a_reg srl 1;
124
                        b_reg \le b_reg sll 1;
                   elsif valid = '1' then
126
                        calculating <= '1';
127
                        a_reg \le (bitwidth - 1 downto 0 \implies '0') \& a srl 1;
128
                        b_reg \le (bitwidth - 1 downto 0 \implies '0') \& b sll 1;
129
                   end if;
130
131
                   CSA_out_S_reg <= CSA_out_S;
132
                   CSA_out_C_reg <= CSA_out_C;
134
                   if (a_reg = (a_reg 'RANGE => '0') and calculating = '1') then
135
                        result_reg <= std_logic_vector(unsigned(CSA_out_S_reg) +
136
        \hookrightarrow unsigned (CSA_out_C_reg_sll_1));
                       if calculating = '1' then
137
                            done <= '1';
                        else
139
                            done <= '0';
140
                        end if;
141
                        calculating <= '0';
142
```

```
else
                       done <= '0';
144
                  end if;
145
147
             end if;
148
         end process;
150
151
         ready <= not calculating;</pre>
         result <= result_reg;
153
        --std_logic_vector(unsigned(CSA_out_S_reg) + unsigned(CSA_out_C_reg_sll_1)
154
        \hookrightarrow );--
    end Behavior;
```

7.4 Multiplier_async_tb.vhd

```
Company:
      Engineer:
    - Create Date: 03/30/2020 12:23:30 PM
    - Design Name:
     - Module Name: multiplier_tb - Behavioral
     - Project Name:
     Target Devices:
     Tool Versions:
     Description:
12
     - Dependencies:
13
     Revision:
15
      Revision 0.01 - File Created
      Additional Comments:
18
19
20
21
   library IEEE;
22
   use IEEE.STD_LOGIC_1164.ALL;
```

```
- Uncomment the following library declaration if using
25
     - arithmetic functions with Signed or Unsigned values
26
   use IEEE.NUMERIC_STD.ALL;
28
    - Uncomment the following library declaration if instantiating
29
    - any Xilinx leaf cells in this code.
    -library UNISIM;
31
    -use UNISIM. VComponents. all;
32
   entity multiplier_async_tb is
34
      Port ( );
35
   end multiplier_async_tb;
   architecture Behavioral of multiplier_async_tb is
38
39
       -- Clock period definitions
40
       constant clock_period : time := 20 ns;
41
42
       constant bitwidth: integer := 32;
43
       constant lfsr1_poly : std_logic_vector := ("
44

→ 01001011001010100100101100101010");
——
       constant lfsr2_poly : std_logic_vector := ("
45
      \hookrightarrow 01101010001000100110101000100010");
       --constant lfsr1_poly : std_logic_vector := ("01101010");
       --constant lfsr2\_poly : std\_logic\_vector := ("00100010");
47
       signal clk : std_logic := '0';
48
       signal rst : std_logic := '1';
       signal lfsr1_out : std_logic_vector(bitwidth-1 downto 0);
       signal lfsr1_en : std_logic := '0';
52
       signal lfsr2_out : std_logic_vector(bitwidth-1 downto 0);
53
       signal lfsr2_en : std_logic := '0';
       signal mul_result : std_logic_vector(bitwidth*2-1 downto 0);
57
58
       signal mul_ready : std_logic;
       signal mul_done : std_logic;
       signal mul_valid : std_logic := '0';
61
       signal done : std_logic := '0';
66
```

```
---Multiplier data
67
         signal a_in , b_in : std_logic_vector(bitwidth-1 downto 0);
68
69
        --Handshake for multiplier
         signal req_in , req_out : std_logic := '0';
71
         signal ack_out, ack_in : std_logic := '0';
72
73
         signal nreset : std_logic;
74
    begin
75
76
         nreset <= not rst;</pre>
77
78
        -Sink the output using a loopback
         ack_in <= transport req_out after 1 ns;
80
81
         multiplier: entity work.multiplier_async
83
             ---GENERIC MAP(
84
                    BITWIDTH => bitwidth
             --)
86
             PORT MAP(
87
                  rst \implies rst,
89
                  req_in \Rightarrow req_in,
90
                  req_out => req_out,
91
92
                  ack_in \Rightarrow ack_in,
93
                  ack_out => ack_out,
94
95
                  start => nreset,
96
97
                  ---Data
98
                  a_i = a_i ,
99
                  b_i = b_i ,
100
                  result_out => mul_result
102
             );
103
        --Stimulus of multiplier. Go through a list of values and multiply them
105
         process
106
         begin
108
             a_in \ll (others \Rightarrow '0');
109
             b_{in} \ll (others \Rightarrow '0');
110
111
```

```
112
             wait until rst = '0';
113
114
             wait for 100 ns;
116
117
119
120
             for i in 0 to 10000 loop
121
                 lfsr1_en <= '0';
                 lfsr2_en <= '0';
                 wait until falling_edge(clk);
126
                 if req_in /= ack_out then
                      wait until req_in = ack_out;
128
                 end if;
129
130
131
                 req_in <= not req_in;
132
133
                 --a_{in} \le std_{logic_vector}(to_{unsigned}(43690,32)); -- lfsrl_out;
134
                 --b_{in} \le std_{logic_{vector}}(to_{unsigned}(4095,32)); --lfsrl_{out};
135
                 a_in <= lfsr1_out;
136
                 b_{in} \ll 1fsr2_{out};
137
                 — Wait until req_out triggers
139
                 -- report "waiting for req_out to change";
140
                 wait on req_out;
141
                 -- report "Req_out changed";
142
143
144
145
                 assert std_logic_vector(unsigned(lfsr1_out) * unsigned(lfsr2_out))
147
           = mul_result
                      report "Multiplications did not match" severity error;
148
149
150
                 lfsr1_en <= '1';
                 lfsr2_en <= '1';
153
                 wait until rising_edge(clk);
154
             end loop;
```

```
done <= '1';
158
          std.env.finish;
          wait;
160
          end process;
161
163
          --Two LFSR generates pseudo-random numbers for multiplying.
164
          lfsr1: entity work.lfsr
165
          GENERIC MAP(
166
               GM \implies bitwidth \; ,
167
               GPOLY \Rightarrow lfsr1_poly
169
         PORT MAP(
170
               i_c lk
                       \Rightarrow clk,
               i_r stb \Rightarrow rst,
172
               o_lsfr \Rightarrow lfsr1_out,
173
               i_-e\,n
                        \Rightarrow lfsr1_en
174
175
          );
176
          lfsr2: entity work.lfsr
          GENERIC MAP(
178
               GM \implies bitwidth,
179
               GPOLY \Rightarrow lfsr2-poly
180
181
         PORT MAP(
182
               i_-c\,l\,k \ => \ c\,l\,k \ ,
183
               i_rstb \Rightarrow rst,
184
               o_lsfr \Rightarrow lfsr2_out,
185
               i_-e\,n
                       \Rightarrow lfsr2_en
186
          );
187
188
          --clock process
189
          process
190
          begin
191
               wait for clock_period/2;
192
               clk \le not clk;
193
194
               if done = '1' then
195
                     wait;
196
               end if;
197
          end process;
198
199
          -- reset process
200
```

7.5 Multiplier_tb.vhd

```
Company:
      Engineer:
      Create Date: 03/30/2020 12:23:30 PM
     - Design Name:
    - Module Name: multiplier_tb - Behavioral
     Project Name:
      Target Devices:
     - Tool Versions:
      Description:
11
     - Dependencies:
14
     Revision:
     Revision 0.01 - File Created
      Additional Comments:
17
18
19
21
   library IEEE;
22
   use IEEE.STD_LOGIC_1164.ALL;
24
    - Uncomment the following library declaration if using
25
    - arithmetic functions with Signed or Unsigned values
26
   use IEEE.NUMERIC_STD.ALL;
27
28
```

```
- Uncomment the following library declaration if instantiating
     - any Xilinx leaf cells in this code.
30
     -library UNISIM;
31
    -use UNISIM. VComponents. all;
33
   entity multiplier_tb is
34
    - Port ( );
   end multiplier_tb;
36
37
   architecture Behavioral of multiplier_tb is
39
       -- Clock period definitions
40
        constant clock_period : time := 20 ns;
42
        constant bitwidth : integer := 32;
43
        constant lfsr1_poly : std_logic_vector := ("
       \hspace*{2.5cm} \hookrightarrow \hspace*{0.2cm} 0100101100101010100101100101100101010") \hspace*{0.2cm} ; --0100101100101010101010101010101010")
       \hookrightarrow ;——
        constant \ lfsr2\_poly : std\_logic\_vector := ("
45
       \rightarrow 01101010001000100110101000100010"); --01101010001000100110101000100010");
46
        signal clk : std_logic := '0';
47
        signal rst : std_logic := '1';
48
49
        signal lfsr1_out : std_logic_vector(bitwidth-1 downto 0);
        signal lfsr1_en : std_logic := '0';
51
        signal lfsr2_out : std_logic_vector(bitwidth-1 downto 0);
        signal lfsr2_en : std_logic := '0';
53
        signal mul_result : std_logic_vector(bitwidth*2-1 downto 0);
57
        signal mul_ready : std_logic;
        signal mul_done : std_logic;
59
        signal mul_valid : std_logic := '0';
61
        signal done : std_logic := '0';
62
63
64
65
   begin
66
67
68
        multiplier: entity work.multiplier_seq
69
            ---GENERIC MAP(
70
```

```
bitwidth => bitwidth
71
72
            PORT MAP(
73
                 clk \implies clk,
                 rst \implies rst,
                 a \Rightarrow lfsr1\_out,
                 b \Rightarrow lfsr2_out,
                 result => mul_result,
78
                 ready => mul_ready,
79
                 valid => mul_valid,
                 done => mul_done
81
             );
82
        --Stimulus of multiplier. Go through a list of values and multiply them
84
        process
85
        begin
             wait until rst = '0';
87
             wait until rising_edge(clk);
88
            --Wait for multiplier to be ready. Might need to initialize
90
             if mul_ready = '0' then
91
                 wait until mul_ready = '1';
             end if;
93
94
             for i in 0 to 10000 loop
95
96
                 mul_valid \ll '1';
97
                 lfsr1_en <= '0';
98
                 lfsr2_en <= '0';
99
                 wait until rising_edge(clk);
100
                 mul_valid \ll '0';
101
102
103
                 if mul\_done = '0' then
104
                      wait until mul_done = '1';
                 end if;
106
107
108
                 wait for 1 ps;
109
                 assert std_logic_vector(unsigned(lfsr1_out) * unsigned(lfsr2_out))
111
           = mul_result
                      report "Multiplications did not match" severity error;
112
113
                 lfsr1_en <= '1';
114
```

```
lfsr2_en <= '1';
                    wait until rising_edge(clk);
116
                    lfsr1_en <= '0';
117
                    lfsr2_en <= '0';
               end loop;
119
120
121
          done <= '1';
122
          std.env.finish;
123
          wait;
124
         end process;
125
126
127
         --Two LFSR generates pseudo-random numbers for multiplying.
128
          lfsr1: entity work.lfsr
129
         GENERIC MAP(
              GM \implies bitwidth,
131
              GPOLY \Rightarrow lfsr1_poly
132
          )
133
         PORT MAP(
134
               i_clk \Rightarrow clk,
135
               i_rstb \Rightarrow rst,
               o_lsfr \Rightarrow lfsr1_out,
137
               i_e e n
                      \Rightarrow 1 \operatorname{fsr} 1 \operatorname{-en}
138
          );
139
140
          lfsr2: entity work.lfsr
141
         GENERIC MAP(
142
              GM \implies bitwidth,
143
              GPOLY \Rightarrow lfsr2poly
144
          )
145
         PORT MAP(
146
               i_clk \implies clk,
147
               i_r stb \implies rst,
148
               o_lsfr \Rightarrow lfsr2_out,
               i_e n = lfsr2_e n
150
          );
151
         --clock process
153
          process
154
          begin
               wait for clock_period/2;
156
               clk <= not clk;
158
               if done = '1' then
159
```

```
wait;
               end if;
161
         end process;
162
         -- reset process
164
         process
165
         begin
               rst <= '1';
167
               wait for clock_period *5;
168
               \operatorname{rst} <= \ '0';
               wait;
170
         end process;
171
    end Behavioral;
173
```

7.6 lfsr.vhd

```
--Modified from https://surf-vhdl.com/how-to-implement-an-lfsr-in-vhdl/
2
   library ieee;
3
   use ieee.std_logic_1164.all;
5
6
   entity lfsr is
7
       generic (
         G_M
                           : integer
                                                 := 7
9
                           : std_logic_vector := "1100000") ; -- x^7 + x^6 + 1
         G_POLY
       port (
11
         i_clk
                                 std_logic;
                           : in
12
         i_rstb
                           : in
                                  std_logic;
13
         i_e n
                           : in
                                  std_logic;
14
         o_lsfr
                           : out std_logic_vector(G_M-1 downto 0));
   end lfsr;
16
17
18
   architecture rtl of lfsr is
19
       signal r_lfsr
                                 : std_logic_vector (G_M downto 1);
20
                                 : std_logic_vector (GM downto 1);
       signal w<sub>-</sub>mask
21
                                  : std_logic_vector (G_M downto 1);
       signal w_poly
22
23
       begin
24
25
       o_lsfr <= r_lfsr(G_M downto 1);
26
       w_poly <= GPOLY;
27
```

```
g_mask : for k in G_M downto 1 generate
         w_{-}mask(k) \ll w_{-}poly(k) and r_{-}lfsr(1);
29
       end generate g_mask;
30
       p_lfsr : process (i_clk,i_rstb) begin
32
         if (i_rstb = '1') then
33
            r_lfsr \ll (others = > '1');
         elsif rising_edge(i_clk) then
35
            if i_en = '1' then
36
              r_lfsr <= '0'&r_lfsr(G_M downto 2) xor w_mask;
           end if;
38
         end if;
39
       end process p_lfsr;
41
   end architecture rtl;
```

7.7 nor.vhd

```
\hookrightarrow
      Company:
      Engineer:
3
     - Create Date: 03/30/2020 12:11:34 PM
     - Design Name:
     - Module Name: multiplier - Behavioral
     - Project Name:
     Target Devices:
     - Tool Versions:
     - Description:
11
12
     - Dependencies:
13
14
     Revision:
     - Revision 0.01 - File Created
      Additional Comments:
17
18
19
21
   library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
24
     - Uncomment the following library declaration if using
25
     - arithmetic functions with Signed or Unsigned values
   use IEEE.NUMERIC_STD.ALL;
27
28
   use IEEE.std_logic_misc.ALL;
30
   entity NOR_gate is
31
        Generic (
32
             BITWIDTH : integer := 16;
             NOR\_DELAY : time := 2 ps
34
        );
        Port (
36
             in_req
                            : in std_logic;
37
             in_ack
                            : out std_logic;
             in_bus
                            : in std_logic_vector(BITWIDTH - 1 downto 0);
39
             - Output channel
40
                            : out std_logic;
             out_req
                            : in std_logic;
42
             out_ack
                            : out std_logic);
             result
43
   end NOR_gate;
45
46
   architecture Behavior of NOR_gate is
47
48
49
   begin
50
        -- TODO Implement delay
51
        nor_delay_lut : entity work.delay_element
53
             generic map(
                  size \implies 4
56
             port map(
                  \mathrm{d} \; \Longrightarrow \; \mathrm{in} \, {}_{\scriptscriptstyle{-}} \mathrm{re} \, \mathrm{q} \; ,
58
                  z \implies out\_req
59
60
        in_ack <= out_ack;
61
        result <= nor_reduce(in_bus);
62
   end Behavior;
64
```

7.8 sink.vhd

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
3
   - Uncomment the following library declaration if using
    - arithmetic functions with Signed or Unsigned values
6
   use IEEE.NUMERIC_STD.ALL;
   use IEEE.std_logic_misc.ALL;
9
10
   entity sink is
11
       Generic (
           BITWIDTH : integer := 16;
13
            sink_delay : time := 1 ps
       );
       Port (
16
                         : in std_logic;
            req_in
            ack_out
                         : out std_logic;
18
                         : in std_logic_vector(BITWIDTH - 1 downto 0));
            data_in
19
20
   end sink;
21
22
   architecture Behavior of sink is
23
24
       signal notted : std_logic;
       attribute dont_touch : string;
27
       attribute dont_touch of notted : signal is "true";
28
30
31
   begin
32
33
       notted <= transport not(req_in) after sink_delay;</pre>
34
       ack_out <= not notted;</pre>
35
   end Behavior;
```

7.9 source.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

--- Uncomment the following library declaration if using
```

```
— arithmetic functions with Signed or Unsigned values
   use IEEE.NUMERIC_STD.ALL;
   use IEEE.std_logic_misc.ALL;
10
   entity source is
11
        Generic (
            source\_delay : time := 1 ps
        );
14
        Port (
                           : out std_logic;
            req_out
            a\,c\,k\,\text{-i}\,n
                           : in std_logic);
17
   end source;
19
   architecture Behavior of source is
20
21
        signal internal : std_logic;
22
23
        attribute dont_touch : string;
24
        attribute dont_touch of internal : signal is "true";
25
26
27
   begin
28
        internal <= transport not(ack_in) after source_delay;</pre>
29
        req_out <= internal;</pre>
30
   end Behavior;
```

7.10 CSA.vhd

```
Revision:
     Revision 0.01 - File Created
      Additional Comments:
18
19
20
21
   library IEEE;
22
   use IEEE.STD_LOGIC_1164.ALL;
23
   - Uncomment the following library declaration if using
25
    - arithmetic functions with Signed or Unsigned values
26
   use IEEE.NUMERIC_STD.ALL;
28
   entity CSA is
29
       Generic (
30
           BITWIDTH : integer := 16;
31
           CSA\_DELAY: time := 4 ns
       );
       Port (
34
           CSA_in_0 : in std_logic_vector(BITWIDTH-1 downto 0);
35
           CSA_in_1 : in std_logic_vector(BITWIDTH-1 downto 0);
           CSA_in_2 : in std_logic_vector(BITWIDTH-1 downto 0);
37
38
           CSA\_out\_S : out std\_logic\_vector(BITWIDTH-1 downto 0);
39
           CSA_out_C : out std_logic_vector(BITWIDTH-1 downto 0));
40
   end CSA;
41
42
43
   architecture Behavior of CSA is
44
45
       signal xor1 : std_logic_vector(BITWIDTH-1 downto 0);
46
       signal CSA_S: std_logic_vector(BITWIDTH-1 downto 0);
47
       signal CSA_C : std_logic_vector(BITWIDTH-1 downto 0);
48
49
   begin
50
       gen_CSA: for i in 0 to BITWIDTH-1 generate
           xor1(i) \le CSA_in_0(i) xor CSA_in_1(i);
53
           CSA_S(i) \le xor1(i) xor CSA_in_2(i);
55
```

```
CSA\_C(i) <= (xor1(i) \text{ and } CSA\_in\_2(i)) \text{ or } (CSA\_in\_0(i) \text{ and } CSA\_in\_1(i))
\Leftrightarrow ;
end \ generate;
CSA\_out\_S <= transport \ CSA\_S \ after \ CSA\_DELAY;
CSA\_out\_C <= transport \ CSA\_C \ after \ CSA\_DELAY;
end \ Behavior;
```