
23.1 s
29.2 s
27.6 s
13.5 s
13.2 s
100
75
50
25
0
share of DRAM traffic (%)
27
13
33
27
20
23
28
28
18
32
21
30
25
25
25
25
25
25
25
25
1x128 default
1x128 interleave
1x120 default
1x128 THP off
4x32 MPI
SCCL 1
SCCL 3
SCCL 5
SCCL 7