



# MIPS Processor

Hazem Alaa – Nouran Hamdy – Mohamed Adel







# Introduction to MIPS

- **MIPS** (Microprocessor without Interlocked Pipeline Stages) is a reduced instruction set computing (RISC) architecture.
- Key Features:
  - Data Transfer between memory and processor.
  - Fixed-length instructions (32-bits).
- The MIPS architecture has been successful due to its simplicity, performance, and efficiency, making it a popular choice for a wide range of applications.

# Design Flow







# Tools Used




ModelSim




Vivado2018.3






# Single Cycle Modules

# PC



# Instruction Memory



```

module Control(
    output reg RegDst, Jump, Branch, MemRead,
    input [5:0] opcode,
    output reg [1:0] ALUOp );

    always @(opcode) begin
        RegDst <= 1'b0;
        Jump <= 1'b0; // 
        Branch <= 1'b0;
        MemRead <= 1'b0;
        MemtoReg <= 1'b0;
        MemWrite <= 1'b0;
        ALUSrc <= 1'b0;
        RegWrite <= 1'b0;
        ALUOp <= 2'bXX;

    case(opcode)
        6'b000000: //r-controls
        begin
            RegDst <= 1'b1;
            Jump <= 1'b0;
            Branch <= 1'b0;
            MemRead <= 1'bz;
            MemtoReg <= 1'b0;
            MemWrite <= 1'b0;
            ALUSrc <= 1'b0;
            RegWrite <= 1'b1;
            ALUOp <= 2'b10;
        end
    end

```



```

6'b101011: //sw-controls
begin
    RegDst <= 1'bz;
    Jump <= 1'b0;
    Branch <= 1'b0;
    MemRead <= 1'bz;
    MemtoReg <= 1'bz;
    MemWrite <= 1'b1;
    ALUSrc <= 1'b1;
    RegWrite <= 1'b0;
    ALUOp <= 2'b00;
end


default:
begin
    RegDst <= 1'b0;
    Jump <= 1'b0;
    Branch <= 1'b0;
    MemRead <= 1'b0;
    MemtoReg <= 1'b0;
    MemWrite <= 1'b0;
    ALUSrc <= 1'b0;
    RegWrite <= 1'b0;
    ALUOp <= 2'bzz;
end
endcase

6'b000100: //beq-controls
begin
    RegDst <= 1'b1;
    Jump <= 1'b0;
    Branch <= 1'b1;
    MemRead <= 1'b0;
    MemtoReg <= 1'b1;
    MemWrite <= 1'b0;
    ALUSrc <= 1'b0;
    RegWrite <= 1'b0;
    ALUOp <= 2'b01;
end


6'b000010: //j-controls
begin
    Jump <= 1'b1;
endmodule

```


# Register File



# ALU Control Unit




```
1  module Alu_ctrl(Alu_op,funct,Alu_ctrl);
2    input [1:0]Alu_op;
3    input [5:0]funct;
4    output reg[3:0]Alu_ctrl;
5
6    /*always@(*) begin
7      if (Alu_op==2'b00)  Alu_ctrl=4'b0010; //lw,sw-->add
8      else if(Alu_op==2'b01) Alu_ctrl=4'b0110; //beq-->sub
9      else if(Alu_op==2'b11)  Alu_ctrl=4'b0010; //addi
10     else if(Alu_op==2'b10)
11       begin
12         if(funct== 6'b100000) Alu_ctrl=4'b0010;//add
13         else if(funct== 6'b100010) Alu_ctrl=4'b0110;//sub
14         else if(funct==6'b100100) Alu_ctrl=4'b0000;//and
15         else if(funct== 6'b100101) Alu_ctrl=4'b0001;//or
16         else if (funct==6'b101010) Alu_ctrl=4'b0111;//slt
17       end // lacks default mode
18     else Alu_ctrl = 32'bX;
19   end*/
20   always @(*) begin
21     case (Alu_op)
22       2'b00: Alu_ctrl=4'b0010;
23       2'b01: Alu_ctrl=4'b0110;
24       2'b11: Alu_ctrl=4'b0010;
25       2'b10: case (funct)
26         6'b100000: Alu_ctrl=4'b0010;
27         6'b100010: Alu_ctrl=4'b0110;
28         6'b100100: Alu_ctrl=4'b0000;
29         6'b100101: Alu_ctrl=4'b0001;
30         6'b101010: Alu_ctrl=4'b0111;
31         default: Alu_ctrl=4'bXXXX;
32       endcase
33       default: Alu_ctrl=4'bXXXX;
34     endcase
35   end
36
37 endmodule
```



# ALU

```
1 module ArithLogicUnit(
2     input wire [31:0] Input1,
3     input wire [31:0] Input2,
```




```
24
25
26 endmodule
```

# Data Memory






# Top Level Module





# Inputs, Wires, Outputs Initialization

```
1  module MIPS_topmodule(input CLK, RST);
2
3      wire [31:0] current_pc, pc_plus_4, branch_address, jump_address, Ins;
4      reg [31:0] ImmExt, next_pc, alu_in2, WriteData;
5      wire [31:0] instruction, alu_inl, ReadData2, alu_result, ReadData_Mem;
6      wire [25:0] dirJump_address;
7      wire [15:0] Imm;
8      wire Branch, zero, RegWrite, ALUSrc, MemRead, MemWrite, MemtoReg, RegDst, Jump;
9      wire [5:0] funct, CUopcode;
10     wire [4:0] Rs, Rt, Rd;
11     reg [4:0] WriteReg;
12     wire [3:0] ALUopcode;
13     wire [1:0] ALUop;
```




# PC Branch & Jump Instruction Memory






# Register File & Sign Extender



```
40 always @(Rd, Rt, RegDst) WriteReg = (RegDst)? Rd : Rt;
41
42 RegisterFile RegFile
43   (.ReadReg1(Rs),
44    .ReadReg2(Rt),
45    .WriteReg(WriteReg),
46    .WriteData(WriteData),
47    .RegWrite_ctrl(RegWrite),
48    .clk(CLK),
49    .rst(RST),
50    .ReadData1(alu_in1),
51    .ReadData2(ReadData2));
52
53 always @ (Imm, Ins[15], ALUSrc, ReadData2) begin
54   ImmExt = (Ins[15]) ? {16'hffff, Imm} : {16'b0, Imm};
55   alu_in2 = (ALUSrc) ? ImmExt : ReadData2;
56 end
```

# ALU & Data Memory





```
alu_in2 = (ALUSrc) ? ImmExt : ReadData2;  
end  
  
Alu_ctrl ALU_ctrl  
.Alu_op(ALUop),  
.funct(funct),  
.Alu_ctrl(ALUopcode));  
  
ArithLogicUnit ALU(alu_in1, alu_in2, ALUopcode, alu_result, zero);  
DataMemory DataMem(ReadData2, alu_result, MemRead, MemWrite, CLK, ReadData_Mem);
```


# WriteBack


66 |  
67 |

```
always @(alu_result, ReadData_Mem, MemtoReg)
    WriteData = (MemtoReg) ? ReadData_Mem : alu_result;
```



# RTL Schematic





# Single Cycle Testing

- Top module Testbench
- Code to be Tested
- Waveform

# Top Module Testbench

```
'timescale 1ns / 1ps

module MIPS_tb;


    // Inputs
    reg CLK;
    reg RST;

    // Instantiate the Unit Under Test (UUT)
    MIPS_topmodule uut (
        .CLK(CLK),
        .RST(RST)
    );
    always #1000 CLK = ~CLK;
    initial begin
        // Initialize Inputs
        CLK = 0;
        RST = 1;

        // Wait 100 ns for global reset to finish
        #100;
        RST = 0;
        #500;
        // Add stimulus here

    end


endmodule
```



# MIPS Code to be Tested

0	<b>nop</b>	
4	<b>addi</b> \$s0, \$zero, 0x5	<b>#s0 = 5</b>
8	<b>addi</b> \$s1, \$zero, 0xF	<b>#s1 = 15</b>
12	<b>and</b> \$s2, \$s1, \$s0	<b>#s2 = 5</b>
16	<b>or</b> \$s2, \$s1, \$zero	<b>#s2 = 15</b>
20	<b>add</b> \$s2, \$s1, \$s0	<b>#s2 = 20</b>
24	<b>sub</b> \$s2, \$s1, \$s0	<b>#s2 = 10</b>
28	<b>slt</b> \$s2, \$zero, \$s1	<b>#s2 = 1</b>
32	Loop: <b>beq</b> \$s2, \$s0, Exit	
36	<b>addi</b> \$s2, \$s2, 0x1	
40	<b>j</b> Loop	
44	Exit: <b>slt</b> \$s2, \$s2, \$s0	<b>#s2 = 0</b>
48	<b>sw</b> \$s1, 0x0(\$zero)	
52	<b>lw</b> \$s2, 0x0(\$zero)	<b>#s2 = 15</b>





# Single Cycle Code Coverage

QuestCoverageReport

E:/uni/5th/co/project/pipe/Design%20modules/covhtmlreport/pages/\_frametop.htm

## Questa Design Unit Coverage

**Design Unit: work.MIPS\_tb**

**Design Unit Name:** work.MIPS\_tb

**Language:** Verilog

**Source File:** MIPS\_tb.v

---

**Design Unit Coverage Details:**

Total Coverage:	92.30%	87.50%				
Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	9	9	0	1	100.00%	100.00%
Toggles	4	3	1	1	75.00%	75.00%

12°C سطح مساعدة

Search

7:08 AM 1/5/2023



Testplan   Design   DesUnits

- work.MIPS\_tb
- work.MIPS\_topmodule
- work.PC
- work.instruction\_memory
- work.RegisterFile
- work.Decoder32\_5
- work.Alu\_ctrl
- work.ArithLogicUnit
- work.DataMemory
- work.Control
- work.register32
- work.MUX1024\_5

## Questa Design Unit Coverage

### Design Unit: work.MIPS\_topmodule

Design Unit Name:  
work.MIPS\_topmodule  
Language:  
SystemVerilog  
Source File:  
MIPS\_topmodule.V

#### Design Unit Coverage Details:

Total Coverage:	35.74%	83.53%				
Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	13	13	0	1	100.00%	100.00%
Branches	12	12	0	1	100.00%	100.00%
FEC Conditions	2	2	0	1	100.00%	100.00%
Toggles	1078	368	710	1	34.13%	34.13%

# Main Issues for Single Cycle

Limited Clock Speed


Poor Utilization  
of Hardware

Limited Instruction-  
level Parallelism

High Power  
Consumption

Which leads to the concept of **PIPELINING**.


# Pipelining – Main Idea



# 3 Main Hazards Solved

sub\$s2, \$t1, \$t3


and\$s4, \$s2, \$t5



lw \$s2, 20(\$s1)

and \$s4, \$s2, \$t5


or \$s3, \$s2, \$t3




Add \$s4, \$s5, \$s6

beq \$s1, \$s2, L1

L1: or \$s7, \$s8, \$s9






# Pipelined Processor


RTL Schematic & Verilog Code for:

- Modules
- TopLevel




# 5 Pipeline Registers

# PC




# IF / ID


```
IFID
1 module IF_ID(ID_PC, ID_instruction, instruction, newPC, clk, rst, en);
2
3     input clk,rst,en;
4     input [31:0] instruction, newPC;
5     output reg [31:0] ID_instruction;
6     output reg [31:0] ID_PC;
7
8         always @ (negedge clk) begin
9             if(rst) begin
10                 ID_PC<=32'b0;
11                 ID_instruction<=32'b0;
12                 end
13             else begin
14                 if(en) begin
15                     ID_PC<=newPC;
16                     ID_instruction<=instruction;
17                     end
18                 else begin
19                     ID_PC<=ID_PC;
20                     ID_instruction<=ID_instruction;
21                     end
22                 end
23             end
24         endmodule
:ion[31:0]
```



# ID/EX



# EX/MEM



# MEM/WB

```
MEMWB
module MEM_WB( WB_WB, WB_memory_Output, WB_ALU_Output, WB_Rd
                , WB,      memory_Output,     ALU_Output,     Rd, clk,rst);
    input clk,rst;
    input [31:0] ALU_Output, memory_Output;
    input [4:0] Rd;
    input [1:0] WB;

    output reg [31:0] WB_ALU_Output, WB_memory_Output;
    output reg [4:0] WB_Rd;
    output reg [1:0] WB_WB;

    always @ (negedge clk) begin
        case (rst)
            1'b1 : begin
                WB_ALU_Output <= 0;
                WB_memory_Output <= 0;
                WB_Rd <= 0;
                WB_WB <= 0;
            end

            1'b0 : begin
                WB_ALU_Output <= ALU_Output;
                WB_memory_Output <= memory_Output;
                WB_Rd <= Rd;
                WB_WB <= WB;
            end
        endcase
    end
endmodule
```

[31:0]

MEM\_WB

# Edited & Added Modules


Control Unit

ALU

Forwarding Unit

Hazard Detection Unit


# Control Unit




```
6'b000100: //beq-controls
begin
    RegDst <= 1'bl;
    Branch <= 1'bl;
    MemtoReg <= 1'bl;
    ALUOp <= 2'b01;
    IF_flush <= (Comparator)? 1'bl : 1'b0;
end

6'b000010:
begin           //j-controls
    Jump <= 1'bl;
    IF_flush <= 1'bl;
end
```

# ALU



IF.Flush




# Forwarding Unit

```


module ForwardingUnit(forwardA, forwardB, Rs, Rt, destreg1, destreg2, RegWrite1, RegWrite2);
// Rs = ID_EX.Rs; Rt = ID_EX.Rt;
//destreg1 = EX_MEM.destination_reg; destreg2 = MEM_WB.destination_reg;
//RegWrite1 = EX_MEM.control_signals.RegWrite;

```




```
    forwards <= 4'DUU;  
end  
  
endmodule
```

# Hazard Detection Unit





# Top Level Module



# Inputs, Wires, Outputs Initialization


```
1  module MIPS_pipelined(input CLK, RST);
2
3      wire [31:0] current_pc, pc_plus_4, pc_plus_4_out, branch_address, jump_address, Ins, IFID_inst;
4      reg [31:0] ImmExt, next_pc, WriteData, MUX_A, MUX_B,MUX_C, WB_data;
5      wire [31:0] instruction, ReadData1, ReadData2, alu_result, ReadData_Mem;
6      wire [25:0] dirJump_address;
7      wire [15:0] Imm;
8      wire IF_flush, RegWrite, ALUSrc, MemRead, MemWrite, MemtoReg, RegDst, Jump, BranchFlag, EN, hazard_to_MUX;
9      reg comparator;
10     wire [5:0] CUopcode;
11     wire [4:0] Rs, Rt1, Rt2, Rd, destreg2;
12     wire [3:0] ALUopcode;
13     wire [1:0] ALUop;
14     wire [63:0] IF_IDoutput;
15     wire [125:0] IDEX_out;
16     wire [9:0] control_signals;
17     wire [9:0] IDEXcontrol_signals;
18     wire [4:0] IDEX_Rs, IDEX_Rt1, IDEX_Rt2, IDEX_Rd;
19     reg [4:0] destreg1;
20     wire [31:0] EXMEM_aluOut, IDEXread_Rs, IDEXread_Rt, regtoDataMem, IDEXsign_extended32;
21     wire [4:0] EXMEM_destreg1;
22     wire [3:0] EXMEMcontrol_signals;
23     wire [31:0] MEMWBmemory_data, MEMWBalu_out;
24     wire [1:0] MEMWBcontrol_signals, forwardA, forwardB;
25     wire [70:0] MEMWB_out;
26     wire [2:0] stall_signal;
27     reg [9:0] MUXtoIDEX;
28     wire [72:0] EXMEM_out;
29     wire [1:0] EXMEM_M; //MEM READ , MEM WRITE
30     wire [1:0] EXMEM_WB; //REG WRITE , MEM TO REG
31     wire [2:0] IDEX_WB; //Reg dst used in the EX stage as selection line between Rt , Rd , Reg write , Mem to reg
32     wire [1:0] IDEX_M; //Mem read , Mem write
33     wire [2:0] IDEX_EX; //ALU_src for mux selection , Aluop to the Alucontrol unit
34     wire [1:0] MEMWB_WB;
```

# IF\_Stage (Instruction Fetch)

```
PC pc
(.clk(CLK),
 .rst(RST),
 .PC_in(next_pc),
 .PC_out(current_pc),
 .en(stall_signal[1]));

always @ (pc_plus_4, branch_address, Jump, jump_address, IF_flush) begin
    next_pc = (IF_flush)? branch_address : pc_plus_4;
    next_pc = (Jump)? jump_address : next_pc;
end
assign pc_plus_4 = current_pc + 4;

instruction_memory instMem (.read_add(current_pc), .instruction(Ins));
```



# ID\_Stage (Instruction Decode)


```
RegisterFile RegFile
(.ReadReg1(Rs),
 .ReadReg2(Rt1),
 .WriteReg(destreg2),
 .WriteData(WB_data),
 .RegWrite_ctrl(MEMWB_WB[1]),
 .clk(CLK),
 .rst(RST),
 .ReadData1(ReadData1),
 .ReadData2(ReadData2));
```

```
Control CU
(.RegDst(RegDst),
 .ALUSrc(ALUSrc),
 .MemtoReg(MemtoReg),
 .RegWrite(RegWrite),
 .MemRead(MemRead),
 .MemWrite(MemWrite),
 .Branch(Branch),
 .Jump(Jump),
 .ALUOp(ALUop),
 .opcode(CUopcode),
 .Comparator(comparator),
 .IF_flush(IF_flush));
```

```
assign control_signals[9] = RegDst;
assign control_signals[8] = Jump;
assign control_signals[7] = Branch;
assign control_signals[6] = MemRead;
assign control_signals[5] = MemtoReg;
assign control_signals[4] = MemWrite;
assign control_signals[3] = RegWrite;
assign control_signals[2] = ALUSrc;
assign control_signals[1:0] = ALUop;
assign hazard_to_MUX = stall_signal[0];


always @ (hazard_to_MUX, control_signals)
MUXtoIDEX = (hazard_to_MUX) ? control_signals: 10'b0;

HazardDetectUnit HDU
(.MemRead(IDEX_M[1]),
 .IFID_Rs(Rs),
 .IFID_Rt(Rt1),
 .IDEX_Rt(IDEX_Rt1),
 .stall(stall_signal));
```



# EX\_Stage (Execute)


```
ID_EX IDEX
always @ (IDE destreg1 = (
    ArithLogicUnit ALU
    (MUX_A, MUX_C, ALUopcode, alu_result); ls[9] = RegDst
    always @ (for case (f
        2'b00 : .Alu_op (IDEX_EX [1:0]),
        2'b01 : .funct (IDEXsign_extended32 [5:0]),
        2'b10 : .Alu_ctrl (ALUopcode));
    defa
    endcase
    end
    ForwardingUnit FU
    (.RegWrite1 (EXMEM_WB [1]),
    .RegWrite2 (MEMWB_WB [1]),
    .Rs (IDEX_Rs),
    .Rt (IDEX_Rt1),
    .destreg1 (EXMEM_destreg1),
    .destreg2 (destreg2),
    .forwardA (forwardA),
    .forwardB (forwardB));
    MUX_C = (IDE
    .EX_Rd (IDEX_Rd));
    .EX_Rd (IDEX_Rd));
```



# MEM\_Stage (Memory Access)


```
EX_MEM EXMEM
(.clk(CLK),
 .rst(RST),
 .ALU_Output(alu_result),
 .read_Rt(MUX_B),
 .Rd(destreg1),
 .WB(IDEK_WB[1:0]),
 .M(IDEK_M),
 .MEM_read_Rt(regtoDataMem),
 .MEM_ALU_Output(EXMEM_aluOut),
 .MEM_M(EXMEM_M),
 .MEM_WB(EXMEM_WB),
 .MEM_Rd(EXMEM_destreg1));
```

```
DataMemory DataMem(regtoDataMem, EXMEM_aluOut, EXMEM_M[1], EXMEM_M[0], CLK, ReadData_Mem);
```





## WB\_Stage (Write Back)

```
MEM_WB MEMWB
(.WB(EXMEM_WB),
 .memory_Output(ReadData_Mem),
 .ALU_Output(EXMEM_aluOut),
 .Rd(EXMEM_destreg1),
 .clk(CLK),
 .rst(RST),
 .WB_WB(MEMWB_WB),
 .WB_ALU_Output(MEMWBalu_out),
 .WB_memory_Output(MEMWBmemory_data),
 .WB_Rd(destreg2));
always @ (MEMWBmemory_data, MEMWBalu_out, MEMWB_WB[0])
WB_data = (MEMWB_WB[0]) ? MEMWBmemory_data : MEMWBalu_out;
endmodule
```



# RTL Schematic





# Pipelined Testing

- Top module Testbench
- Code to be Tested
- Waveform

# Top Module Testbench

```
`timescale 1ns / 1ps

module MIPS_pip_tb;


    // Inputs
    reg CLK;
    reg RST;

    // Instantiate the Unit Under Test (UUT)
    MIPS_pipelined uut (
        .CLK(CLK),
        .RST(RST)
    );

    always #1000 CLK = ~CLK;
    initial begin
        // Initialize Inputs
        CLK = 0;
        RST = 1;

        // Wait 100 ns for global reset to finish
        #100;
        RST = 0;
        #500;
        // Add stimulus here
    end

endmodule
```



# MIPS Code to be Tested

0	<code>nop</code>	
4	<code>addi \$s0, \$zero, 0x5</code>	<code>#s0 = 5</code>
8	<code>addi \$s1, \$zero, 0xF</code>	<code>#s1 = 15</code>
12	<code>and \$s2, \$s1, \$s0</code>	<code>#s2 = 5</code>
16	<code>or \$s2, \$s1, \$zero</code>	<code>#s2 = 15</code>
20	<code>add \$s2, \$s1, \$s0</code>	<code>#s2 = 20</code>
24	<code>sub \$s2, \$s1, \$s0</code>	<code>#s2 = 10</code>
28	<code>slt \$s2, \$zero, \$s1</code>	<code>#s2 = 1</code>
32	<code>sw \$s1, 0x0(\$zero)</code>	
36	<code>lw \$s2, 0x0(\$zero)</code>	<code>#s2 = 15</code>
40	<code>addi \$s2, \$s1, 0x1</code>	<code>#s2 = 16</code>





Name	Value	0 ns	200 ns	400 ns	600 ns	800 ns	1,000 ns	1,200 ns	1,400 ns	1,600 ns
EX_read_Rt[31:0]	0	0	0	5	15	10	10	1	1	
EX_WB[2:0]	000	000	110	010	110	000	011	000	010	000
EX_M[1:0]	00			00		01	10		00	
EX_EX[2:0]	000	000	010	111	010	100	000	111	0XX	
[2]	0									
[1]	0									
[0]	0									
EX_Rs[4:0]	00000	00000	00000	10001	00000	10001	00000	10001	XXXXX	
EX_Rt[4:0]	00000	00000	10000	10001	10000	00000	10001	10010	XXXXX	
EX_Rd[4:0]	00000	00000	00000	10010		00000	00000	00000	XXXXX	
Input1[31:0]	0	0	15	15	15	0			15	
Input2[31:0]	0	0	5	15	5	0	5	15	0	1
ALU_opcode[3:0]	0010	0010	0010	0000	0001	0010	0110	0111	0010	XXXXX
ALU_out[31:0]	0	0	if(RegWritel & (destreg1 != 0) & (destreg1 == Rs))						0	
Alu_op[1:0]	00	00	forwardA <= 2'b10;						XX	
Alu_ctrl[3:0]	0010	0010	else if(RegWrite2 & (destreg2!= 0) & (destreg1 != Rs) & (destreg2 == Rs))						XXXXX	
Rs[4:0]	00000	00000	forwardA <= 2'b01;						XXXXX	
Rt[4:0]	00000	00000	else						XXXXX	
destreg1[4:0]	00000	00000	forwardA <= 2'b00;						XXXXX	
destreg2[4:0]	00000	00000	00000	10000	00001	10010	10001	10010	XXXXX	
forwardA[1:0]	00	00	10	01		00		00	00	
forwardB[1:0]	00	00	01	X	00	01	X	10	00	





Name	Value	38 us	40 us	42 us	44 us	46 us	48 us	50 us	52 us
► [21,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [20,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [19,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [18,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [17,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [16,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [15,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [14,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [13,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [12,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [11,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [10,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [9,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [8,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [7,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [6,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [5,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [4,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [3,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [2,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [1,31:0]	xxxxxxxxxxxxxx				xxxxxxxxxxxxxx				
► [0,31:0]	15		X			15			


# MIPS Code to be Tested


12

**beq** \$s2, \$s1, 0xFFFF










MIPS Code  
to be Tested




8

j 0x2

MIPS_pip_tb/uut/pc/PC_out	St0	0	14	8	12	8
MIPS_pip_tb/uut/InstMem/instruction	00010001000000000000000000000010	0000000000000000... 0010001000010000...	0000100000000000...	0001000000000001...	00001000	
MIPS_pip_tb/uut/IFID/ID_instruction	00010001000010000000000000000010	0000000000000000... 0000000000000000...	0010001000010000...	0000100000000000...	0000000000...	
MIPS_pip_tb/uut/CU/IF_flush	0					
MIPS_pip_tb/uut/pc/dk	St1					
MIPS_pip_tb/uut/pc/rst	St0					
MIPS_pip_tb/uut/pc/PC_in	0000000000000000000000000000001100	0000000000000000... 0000000000000000...	0000000000000000...	0000000000000000...	0000000000000000...	00000000
MIPS_pip_tb/uut/pc/en	St1					
MIPS_pip_tb/uut/InstMem/read_addr	0000000000000000000000000000001000	0000000000000000... 0000000000000000...	0000000000000000...	0000000000000000...	0000000000000000...	00000000
MIPS_pip_tb/uut/IFID/dk	St1					
MIPS_pip_tb/uut/IFID/rst	St0					
MIPS_pip_tb/uut/IFID/en	St1					
MIPS_pip_tb/uut/IFID/instruction	00001000000000000000000000000010	0000000000000000... 0010001000010000...	0000100000000000...	0001000000000001...	00001000	
MIPS_pip_tb/uut/IFID/newPC	0000000000000000000000000000001100	0000000000000000... 0000000000000000...	0000000000000000...	0000000000000000...	0000000000000000...	00000000
MIPS_pip_tb/uut/IFID/ID_PC	0000000000000000000000000000001000	0000000000000000... 0000000000000000...	0000000000000000...	0000000000000000...	0000000000000000...	00000000
MIPS_pip_tb/uut/CU/RegDst	0					
MIPS_pip_tb/uut/CU/Imm	0					

		0	4	8	12	8
+/-	/MIPS_pip_tb/uut/pc/PC_out	12				
-	/MIPS_pip_tb/uut/instMem/instruction	00010000000000001111111111110	0000000000000000... 001000100001000000...	0000000000000000... 001000100001000000...	00010000000000001...	0000100000000000...
-	/MIPS_pip_tb/uut/IFID/ID_instruction	000100000000000000000000000010	0000000000000000... 0000000000000000...	0000000000000000... 001000100001000000...	0000100000000000...	0000000000000000...
-	/MIPS_pip_tb/uut/CU/IF_flush	1				
-	/MIPS_pip_tb/uut/pc/dk					
-	/MIPS_pip_tb/uut/pc/rst	St0				
+/-	/MIPS_pip_tb/uut/pc/PC_in	00000000000000000000000000001000	0000000000000000... 0000000000000000...	0000000000000000... 0000000000000000...	0000000000000000...	0000000000000000...
-	/MIPS_pip_tb/uut/pc/en	St1				
+/-	/MIPS_pip_tb/uut/instMem/read_addr	00000000000000000000000000001100	0000000000000000... 0000000000000000...	0000000000000000... 0000000000000000...	0000000000000000...	0000000000000000...
-	/MIPS_pip_tb/uut/IFID/dk	St1				
-	/MIPS_pip_tb/uut/IFID/rst	St1				
-	/MIPS_pip_tb/uut/IFID/en	St1				
+/-	/MIPS_pip_tb/uut/IFID/instruction	00010000000000111111111111110	0000000000000000... 001000100001000000...	0000000000000000... 001000100001000000...	00010000000000001...	0000100000000000...
+/-	/MIPS_pip_tb/uut/IFID/newPC	000000000000000000000000000010000	0000000000000000... 0000000000000000...	0000000000000000... 0000000000000000...	0000000000000000...	0000000000000000...
+/-	/MIPS_pip_tb/uut/IFID/ID_PC	00000000000000000000000000001100	0000000000000000... 0000000000000000...	0000000000000000... 0000000000000000...	0000000000000000...	0000000000000000...
-	/MIPS_pip_tb/uut/CU/RegDst	0				
-	/MIPS_pip_tb/uut/CU/Jump	1				
-	/MIPS_pip_tb/uut/CU/Branch	0				
-	/MIPS_pip_tb/uut/CU/MemRead	0				
-	/MIPS_pip_tb/uut/CU/MemtoReg	0				




The screenshot shows a logic simulation interface with two main panes. On the left is a tree view of memory dump entries, and on the right are waveforms for various signals over time.

**Memory Dump (Left):**

Path	Value
MIPS_pip_tb/uut/pc/PC_out	0
+ MIPS_pip_tb/uut/instMem/instruction	0000100000000000000000000000000010
- MIPS_pip_tb/uut/IFID/ID_instruction	00000000000000000000000000000000
+ MIPS_pip_tb/uut/CL/IF_flush	0
MIPS_pip_tb/uut/pc/dk	St1
MIPS_pip_tb/uut/pc/rst	St0
+ MIPS_pip_tb/uut/pc/PC_in	000000000000000000000000000001100
MIPS_pip_tb/uut/pc/en	St1
+ MIPS_pip_tb/uut/instMem/read_addr	000000000000000000000000000001000
MIPS_pip_tb/uut/IFID/dk	St1
MIPS_pip_tb/uut/IFID/rst	St0
+ MIPS_pip_tb/uut/IFID/en	St1
+ MIPS_pip_tb/uut/IFID/Instruction	0000100000000000000000000000000010
+ MIPS_pip_tb/uut/IFID/newPC	000000000000000000000000000001100
+ MIPS_pip_tb/uut/IFID/ID_PC	00000000000000000000000000000000
+ MIPS_pip_tb/uut/OU/RegDst	1
+ MIPS_pip_tb/uut/OU/Jump	0
+ MIPS_pip_tb/uut/OU/Branch	0

**Waveforms (Right):**

The waveforms show the state of various signals over time. A red circle highlights the value of the **instruction** signal at the first row of the memory dump. A red box highlights the **PC** signal, which is shown as a sequence of values: St1, St0, 000000000000000000000000000001100, St1, 000000000000000000000000000001000, St1, ... . The PC signal is highlighted with a red box.



# Pipelined Code Coverage



- work.MIPS\_pip\_tb
- work.MIPS\_pipelined
- work.PC
- work.instruction\_memory
- work.IF\_ID
- work.RegisterFile
- work.Decoder32\_5
- work.Control
- work.HazardDetectUnit
- work.ID\_EX
- work.ArithLogicUnit
- work.Alu\_ctrl
- work.ForwardingUnit
- work.EX\_MEM
- work.DataMemory
- work.MEM\_WB
- work.register32
- work.MUX1024\_5

## Questa Design Unit Coverage

### Design Unit: work.MIPS\_pip\_tb

**Design Unit Name:**  
work.MIPS\_pip\_tb  
**Language:**  
Verilog  
**Source File:**  
MIPS\_pip\_tb.v

#### Design Unit Coverage Details:

Total Coverage:		90.90%	87.50%			
Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Statements	7	7	0	1	100.00%	100.00%
Toggles	4	3	1	1	75.00%	75.00%

Testplan Design DesUnits

- work.MIPS\_pip\_tb
- work.MIPS\_pipelined
- work.PC
- work.instruction\_memory
- work.IF\_ID
- work.RegisterFile
- work.Decoder32\_5
- work.Control
- work.HazardDetectUnit
- work.ID\_EX
- work.ArithLogicUnit
- work.Alu\_ctrl
- work.ForwardingUnit
- work.EX\_MEM
- work.DataMemory
- work.MEM\_WB
- work.register32
- work.MUX1024\_5

# Questa Design Unit Coverage

## Design Unit: work.MIPS\_pipelined

Design Unit Name:  
work.MIPS\_pipelined

Language:  
Verilog

Source File:  
MIPS\_piplined.v

### Design Unit Coverage Details:

Total Coverage:		22.79%		65.66%	
Coverage Type	Bins	Hits	Misses	Weight	% Hit
Statements	27	25	2	1	92.59% <b>92.59%</b>
Branches	22	18	4	1	81.81% <b>81.81%</b>
FEC Expressions	3	2	1	1	66.66% <b>66.66%</b>
Toggles	2694	581	2113	1	21.56% <b>21.56%</b>