TEAM: VIPER

Project 2 - SPI

Nouran Hamdy Mohamed Abdelrahman Mostafa Shawky Mady Nardeen Hishmat Ageeb



Verilog Code

RAM

```
module RAM(clk, rst_n, rx_valid, din, tx_valid, dout);

parameter MEM_DEPTH = 256;
parameter ADDR_SIZE = 8;

input clk, rst_n, rx_valid;
input [ADDR_SIZE+1:0] din;

output reg tx_valid;
output reg [ADDR_SIZE-1:0] dout;
wire [ADDR_SIZE-1:0] data;
wire [1:0] signal;

reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
reg [ADDR_SIZE-1:0] wr_addr, rd_addr;

assign signal = din[ADDR_SIZE-1:0];

assign data = din[ADDR_SIZE-1:0];
```

```
always @(posedge clk) begin
              if(~rst n) begin
                   tx valid <= 0;
21
                  dout <= 0;</pre>
                  wr addr <= 0;
                  rd addr <= 0;
              end
              else begin
                   case(signal)
                   2'b00: begin
                       if(rx valid) wr addr <= data;</pre>
29
                       tx valid <= 0;
                   end
                   2'b01: begin
                       if(rx valid) mem[wr addr] <= data;</pre>
                       tx valid <= 0;
                   end
                   2'b10: begin
                       if(rx_valid) rd_addr <= data;</pre>
                       tx valid <= 0;
                   end
                   2'b11: begin
                       dout <= mem[rd addr];</pre>
                       tx valid <= 1;
42
                   end
43
                   endcase
              end
          end
     endmodule
46
```

SPI Slave

```
module SPI_SLAVE(clk, rst_n, SS_n, MOSI, MISO, rx_data, rx_valid, tx_data, tx_valid);
    parameter ADDR SIZE = 8;
    parameter IDLE = 3'b000;
    parameter CHK CMD = 3'b001;
    parameter WRITE = 3'b010;
    parameter READ ADD = 3'b011;
    parameter READ_DATA = 3'b100;
    input clk, rst_n, SS_n, MOSI, tx_valid;
    input [ADDR SIZE-1:0] tx data;
    output reg MISO, rx_valid;
    output reg [ADDR_SIZE+1:0] rx_data;
    (* fsm_encoding = "gray" *)
    reg [2:0] cs, ns;
    reg data_addr; //0: addr, 1: data
    reg [4:0] bit_cntr_wr, bit_cntr_rd; //counting cycles - indicates end of state
    always @(posedge clk or negedge rst_n) begin
        if(~rst_n) cs <= IDLE;</pre>
    end
```

```
always @(*) begin
   case(cs)
    IDLE: ns = (SS n) ? IDLE : CHK CMD;
    CHK CMD: begin
        if(SS n) ns = IDLE;
        else begin
            if(MOSI) begin
                if(data addr) ns = READ DATA; //increments on going from ADD to DATA
                else ns = READ ADD;
            else ns = WRITE;
        end
   end
   WRITE: ns = (SS n) ? IDLE : WRITE;
    READ_ADD: ns = (SS_n) ? IDLE : READ_ADD;
   READ DATA: ns = (SS n) ? IDLE : READ DATA;
   default: ns = IDLE;
    endcase
end
```

```
always @(posedge clk or negedge rst_n) begin
    if(~rst_n) begin
        MISO <= 0;
        rx_valid <= 0;</pre>
        rx_data <= 0;</pre>
        bit cntr wr <= 0;
        bit_cntr_rd <= 0;</pre>
        data_addr <= 0;</pre>
    end
    else begin
        IDLE: begin
             rx_valid <= 0;</pre>
             rx_data <= 0;
             bit_cntr_wr <= 0;</pre>
            bit_cntr_rd <= 0;
        end
        WRITE: begin
             rx_data <= {rx_data[ADDR_SIZE:0], MOSI}; //Shift OP (Serial to Parallel)</pre>
             bit_cntr_wr <= bit_cntr_wr + 1;</pre>
             if(bit_cntr_wr == (ADDR_SIZE+1)) begin //next bit_cntr=10, rx_data is ready
                 rx valid <= 1;
                 bit_cntr_wr <= 0;</pre>
             end
             else rx_valid <= 0; //rx_data is not ready yet
        end
        READ_ADD: begin
             rx_data <= {rx_data[ADDR_SIZE:0], MOSI}; //Shift OP (Serial to Parallel)</pre>
             bit cntr wr <= bit cntr wr + 1;
             if(bit_cntr_wr == (ADDR_SIZE+1)) begin //next bit_cntr=10, rx_data is ready
                 rx_valid <= 1;</pre>
                 bit_cntr_wr <= 0;</pre>
             end
             else rx_valid <= 0; //rx_data is not ready yet
             if(SS n) data addr <= 1; //SS n high -> end of state -> READ DATA next
        end
```

```
READ_DATA: begin
                                if(bit_cntr_wr < (ADDR_SIZE+2)) begin //bit_cntr<10, rx_data (dummy) is being transferred
    rx_data <= {rx_data[ADDR_SIZE:0], MOSI}; //Shift OP (Serial to Parallel)
    if(bit_cntr_wr == (ADDR_SIZE+1)) bit_cntr_wr <= 0; //next bit_cntr=10, rx_data is ready</pre>
                                     bit cntr wr <= bit cntr wr + 1;</pre>
                                end
                                      if(tx_valid) begin
                                           MISO <= tx_data[ADDR_SIZE-1-bit_cntr_rd]; //Parallel to Serial
                                           if(bit_cntr_rd == (ADDR_SIZE-2)) bit_cntr_rd <= 0; //bit_cntr_rd range=0:7
if(bit_cntr_rd > (ADDR_SIZE-1)) MISO <= 0; //next bit_cntr=8, tx_data is ready</pre>
                                           bit_cntr_rd <= bit_cntr_rd + 1;
                                     end
                                     else begin
                                           MISO <= 0; //MISO=0 as long as tx_valid is low
                                           bit_cntr_rd <= 0;</pre>
                                     end
                                if(SS_n) data_addr <= 0; //SS_n high -> end of state -> READ_ADD next
                          default: begin
                               MISO <= 0;
                               rx_valid <= 0;</pre>
                                rx_data <= 0;</pre>
                                bit_cntr_wr <= 0;</pre>
                               bit_cntr_rd <= 0;
                               data_addr <= 0;
                          end
                          endcase
                    end
117 endmodule
```

MASTER SPI – Top Module

```
module MASTER_SPI(clk, rst_n, SS_n, MOSI, MISO);

parameter ADDR_SIZE = 8;
input clk, rst_n, SS_n, MOSI;
output MISO;

wire rx_valid, tx_valid;
wire [ADDR_SIZE+1:0] rx_data;
wire [ADDR_SIZE-1:0] tx_data;

and #(.ADDR_SIZE(ADDR_SIZE)) RAM1(clk, rst_n, rx_valid, rx_data, tx_valid, tx_data);
SPI_SLAVE #(.ADDR_SIZE(ADDR_SIZE)) SPI1(clk, rst_n, SS_n, MOSI, MISO, rx_data, rx_valid, tx_data, tx_valid);
endmodule
```

Test-Bench Code


```
module MASTER_SPI_tb();
    parameter ADDR SIZE = 8;
    reg clk, rst_n, SS_n, MOSI;
    wire MISO;
    MASTER SPI #(.ADDR SIZE(ADDR_SIZE)) MASTER_SPI1(clk, rst_n, SS_n, MOSI, MISO);
    initial begin
        clk = 0;
        forever #1 clk = ~clk;
    end
    initial begin
        $readmemh("RAM.dat.txt", MASTER_SPI1.RAM1.mem);
        rst_n = 0; SS_n = 1; MOSI = 0;
        repeat (20) @(negedge clk);
        rst_n = 1;
        @(negedge clk);
        repeat(20) begin
            SS_n = 0;
            @(negedge clk);
            MOSI = 0;
            @(negedge clk);
            MOSI = 0;
            @(negedge clk);
            MOSI = 0;
            @(negedge clk);
            repeat(ADDR_SIZE) begin
                MOSI = $random;
                @(negedge clk);
            SS_n = 1;
            @(negedge clk);
```

```
SS n = 0;
                 @(negedge clk);
                 MOSI = 0;
                 @(negedge clk);
                 MOSI = 0;
                 @(negedge clk);
                 MOSI = 1;
                 @(negedge clk);
                 repeat(ADDR_SIZE) begin
                     MOSI = $random;
                     @(negedge clk);
                 end
                 SS_n = 1;
                 @(negedge clk);
                 SS n = 0;
                 @(negedge clk);
                 MOSI = 1;
                 @(negedge clk);
                 MOSI = 1;
                 @(negedge clk);
                 MOSI = 0;
                 @(negedge clk);
                 repeat(ADDR_SIZE) begin
62
                     MOSI = $random;
                     @(negedge clk);
                 end
                 SS n = 1;
                 @(negedge clk);
```


```
SS_n = 0;
            @(negedge clk);
            MOSI = 1;
            @(negedge clk);
            MOSI = 1;
            @(negedge clk);
            MOSI = 1;
            @(negedge clk);
            repeat(ADDR_SIZE) begin
                MOSI = $random;
                @(negedge clk);
            end
            MOSI = 0;
            repeat(ADDR_SIZE+1) @(negedge clk);
            SS_n = 1;
            @(negedge clk);
        end
        $stop;
    end
endmodule
```

Waveform Snippets – QuestaSim

Write – Address (MOSI: $0 \rightarrow 00$)




Write – Data (MOSI: $0 \rightarrow 01$)




RAM Update:

① ❖ [126] | 8hda | 2a | (da

Read – Address (MOSI: $1 \rightarrow 10$)



Read – Data (MOSI: $1 \rightarrow 11$)



Snippets of Different Iterations


Snippet I



Snippet II



Snippet III



Picking Best Encoding

After-Implementation Timing Reports – Debug Included

Gray:

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	3.285 ns	Worst Hold Slack (WHS):	0.049 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3707	Total Number of Endpoints:	3691	Total Number of Endpoints:	2026
All user specified timing constrai	nts are met				

One_hot:

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	2.280 ns	Worst Hold Slack (WHS):	0.060 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3709	Total Number of Endpoints:	3693	Total Number of Endpoints:	2028

Seq:


Setup	Hold		Pulse Width	
Worst Negative Slack (WNS): 2.28	0 ns Worst Hold Slack (WHS):	0.060 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
Total Negative Slack (TNS): 0.00	0 ns Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints: 370	Total Number of Endpoints:	3693	Total Number of Endpoints:	2028
All user specified timing constraints a	re met.			

Gray provides the best (Highest) "Setup – Worst Negative Slack".


Chosen FSM Encoding: Gray

Schematic After Elaboration


Top Module



RAM





SPI Slave




Schematic After Synthesis


Top Module








SPI Slave














Synthesis Report

FSM Encoding - Detected

```
INFO: [Synth 8-6157] synthesizing module 'MASTER_SPI' [D:/Xilinx_Vivado/SPI/MASTER_SPI.v:1]

Parameter ADDR_SIZE bound to: 8 - type: integer

INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/Xilinx_Vivado/SPI/RAM.v:1]

Parameter MEM_DEPTH bound to: 256 - type: integer

Parameter ADDR_SIZE bound to: 8 - type: integer

INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/Xilinx_Vivado/SPI/RAM.v:1]

INFO: [Synth 8-6157] synthesizing module 'SPI_SLAVE' [D:/Xilinx_Vivado/SPI/SPI_SLAVE.v:1]

Parameter ADDR_SIZE bound to: 8 - type: integer

Parameter IDLE bound to: 3'b000

Parameter UNK_CMD bound to: 3'b001

Parameter WRITE bound to: 3'b010

Parameter READ_ADD bound to: 3'b100

INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/Xilinx_Vivado/SPI/SPI_SLAVE.v:17]

INFO: [Synth 8-6155] done synthesizing module 'SPI_SLAVE' (2#1) [D:/Xilinx_Vivado/SPI/SPI_SLAVE.v:1]


INFO: [Synth 8-6155] done synthesizing module 'MASTER_SPI' (3#1) [D:/Xilinx_Vivado/SPI/MASTER_SPI.v:1]
```


Timing Report

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.236 ns	Worst Hold Slack (WHS):	0.139 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	108	Total Number of Endpoints:	108	Total Number of Endpoints:	46

Critical Path






Device After Implementation

Utilization Report

Summary


Resource	Utilization	Available	Utilization %
LUT	1198	20800	5.76
LUTRAM	98	9600	1.02
FF	1858	41600	4.47
BRAM	1	50	2.00
10	5	106	4.72




Timing Report

Design Timing Summary

s Worst Hold Slack (WHS):	0.049 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
s Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3691	Total Number of Endpoints:	2026
	ns Total Hold Slack (THS): Number of Failing Endpoints:	ns Total Hold Slack (THS): 0.000 ns Number of Failing Endpoints: 0	ns Total Hold Slack (THS): 0.000 ns Total Pulse Width Negative Slack (TPWS): Number of Failing Endpoints: 0 Number of Failing Endpoints:



Messages Tab



write_bitstream Complete