

TEAM: VIPER

Project 2 - SPI

Nouran Hamdy Mohamed

Abdelrahman Mostafa Shawky Mady

Nardeen Hishmat Ageeb



Verilog Code

RAM

```
1  module RAM(clk, rst_n, rx_valid, din, tx_valid, dout);
2      parameter MEM_DEPTH = 256;
3      parameter ADDR_SIZE = 8;
4
5      input clk, rst_n, rx_valid;
6      input [ADDR_SIZE+1:0] din;
7
8      output reg tx_valid;
9      output reg [ADDR_SIZE-1:0] dout;
10     wire [ADDR_SIZE-1:0] data;
11     wire [1:0] signal;
12
13     reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
14     reg [ADDR_SIZE-1:0] wr_addr, rd_addr;
15
16     assign signal = din[ADDR_SIZE+1:ADDR_SIZE];
17     assign data = din[ADDR_SIZE-1:0];
```

```
18     always @(posedge clk) begin
19         if(~rst_n) begin
20             tx_valid <= 0;
21             dout <= 0;
22             wr_addr <= 0;
23             rd_addr <= 0;
24         end
25         else begin
26             case(signal)
27                 2'b00: begin
28                     if(rx_valid) wr_addr <= data;
29                     tx_valid <= 0;
30                 end
31                 2'b01: begin
32                     if(rx_valid) mem[wr_addr] <= data;
33                     tx_valid <= 0;
34                 end
35                 2'b10: begin
36                     if(rx_valid) rd_addr <= data;
37                     tx_valid <= 0;
38                 end
39                 2'b11: begin
40                     dout <= mem[rd_addr];
41                     tx_valid <= 1;
42                 end
43             endcase
44         end
45     end
46 endmodule
```

SPI Slave

```
1  module SPI_SLAVE(clk, rst_n, SS_n, MOSI, MISO, rx_data, rx_valid, tx_data, tx_valid);
2      parameter ADDR_SIZE = 8;
3
4      parameter IDLE = 3'b000;
5      parameter CHK_CMD = 3'b001;
6      parameter WRITE = 3'b010;
7      parameter READ_ADD = 3'b011;
8      parameter READ_DATA = 3'b100;
9
10     input clk, rst_n, SS_n, MOSI, tx_valid;
11     input [ADDR_SIZE-1:0] tx_data;
12
13     output reg MISO, rx_valid;
14     output reg [ADDR_SIZE+1:0] rx_data;
15
16     (* fsm_encoding = "gray" *)
17     reg [2:0] cs, ns;
18     reg data_addr; //0: addr, 1: data
19     reg [4:0] bit_cntr_wr, bit_cntr_rd; //counting cycles - indicates end of state
20
21     //State Memory
22     always @(posedge clk or negedge rst_n) begin
23         if(~rst_n) cs <= IDLE;
24         else cs <= ns;
25     end
26
27     //Next State Logic
28     always @(*) begin
29         case(cs)
30             IDLE: ns = (SS_n) ? IDLE : CHK_CMD;
31             CHK_CMD: begin
32                 if(SS_n) ns = IDLE;
33                 else begin
34                     if(MOSI) begin
35                         if(data_addr) ns = READ_DATA; //increments on going from ADD to DATA
36                         else ns = READ_ADD;
37                     end
38                     else ns = WRITE;
39                 end
40             end
41             WRITE: ns = (SS_n) ? IDLE : WRITE;
42             READ_ADD: ns = (SS_n) ? IDLE : READ_ADD;
43             READ_DATA: ns = (SS_n) ? IDLE : READ_DATA;
44             default: ns = IDLE;
45         endcase
46     end
47
```

```

48 //Output Logic
49 always @(posedge clk or negedge rst_n) begin
50     if(~rst_n) begin
51         MISO <= 0;
52         rx_valid <= 0;
53         rx_data <= 0;
54         bit_cntr_wr <= 0;
55         bit_cntr_rd <= 0;
56         data_addr <= 0;
57     end
58     else begin
59         case(cs)
60             IDLE: begin
61                 MISO <= 0;
62                 rx_valid <= 0;
63                 rx_data <= 0;
64                 bit_cntr_wr <= 0;
65                 bit_cntr_rd <= 0;
66             end
67             WRITE: begin
68                 rx_data <= {rx_data[ADDR_SIZE:0], MOSI}; //Shift OP (Serial to Parallel)
69                 bit_cntr_wr <= bit_cntr_wr + 1;
70                 if(bit_cntr_wr == (ADDR_SIZE+1)) begin //next bit_cntr=10, rx_data is ready
71                     rx_valid <= 1;
72                     bit_cntr_wr <= 0;
73                 end
74                 else rx_valid <= 0; //rx_data is not ready yet
75             end
76             READ_ADD: begin
77                 rx_data <= {rx_data[ADDR_SIZE:0], MOSI}; //Shift OP (Serial to Parallel)
78                 bit_cntr_wr <= bit_cntr_wr + 1;
79                 if(bit_cntr_wr == (ADDR_SIZE+1)) begin //next bit_cntr=10, rx_data is ready
80                     rx_valid <= 1;
81                     bit_cntr_wr <= 0;
82                 end
83                 else rx_valid <= 0; //rx_data is not ready yet
84                 if(SS_n) data_addr <= 1; //SS_n high -> end of state -> READ_DATA next
85             end
86         endcase
87     end
88 end

```

```

86 READ_DATA: begin
87     if(bit_cntr_wr < (ADDR_SIZE+2)) begin //bit_cntr<10, rx_data (dummy) is being transferred
88         rx_data <= {rx_data[ADDR_SIZE:0], MOSI}; //Shift OP (Serial to Parallel)
89         if(bit_cntr_wr == (ADDR_SIZE+1)) bit_cntr_wr <= 0; //next bit_cntr=10, rx_data is ready
90         bit_cntr_wr <= bit_cntr_wr + 1;
91     end
92     else begin
93         if(tx_valid) begin
94             MISO <= tx_data[ADDR_SIZE-1-bit_cntr_rd]; //Parallel to Serial
95             if(bit_cntr_rd == (ADDR_SIZE-2)) bit_cntr_rd <= 0; //bit_cntr_rd range=0:7
96             if(bit_cntr_rd > (ADDR_SIZE-1)) MISO <= 0; //next bit_cntr=8, tx_data is ready
97             bit_cntr_rd <= bit_cntr_rd + 1;
98         end
99         else begin
100             MISO <= 0; //MISO=0 as long as tx_valid is low
101             bit_cntr_rd <= 0;
102         end
103     end
104     if(SS_n) data_addr <= 0; //SS_n high -> end of state -> READ_ADD next
105 end
106 default: begin
107     MISO <= 0;
108     rx_valid <= 0;
109     rx_data <= 0;
110     bit_cntr_wr <= 0;
111     bit_cntr_rd <= 0;
112     data_addr <= 0;
113 end
114 endcase
115 end
116 end
117 endmodule

```

MASTER SPI – Top Module

```
1 module MASTER_SPI(clk, rst_n, SS_n, MOSI, MISO);
2     parameter ADDR_SIZE = 8;
3     input clk, rst_n, SS_n, MOSI;
4     output MISO;
5
6     wire rx_valid, tx_valid;
7     wire [ADDR_SIZE+1:0] rx_data;
8     wire [ADDR_SIZE-1:0] tx_data;
9
10    RAM #(.ADDR_SIZE(ADDR_SIZE)) RAM1(clk, rst_n, rx_valid, rx_data, tx_valid, tx_data);
11    SPI_SLAVE #(.ADDR_SIZE(ADDR_SIZE)) SPI1(clk, rst_n, SS_n, MOSI, MISO, rx_data, rx_valid, tx_data, tx_valid);
12 endmodule
```

Test-Bench Code

```
1 module MASTER_SPI_tb();
2     parameter ADDR_SIZE = 8;
3     reg clk, rst_n, SS_n, MOSI;
4     wire MISO;
5
6     MASTER_SPI #(.ADDR_SIZE(ADDR_SIZE)) MASTER_SPI1(clk, rst_n, SS_n, MOSI, MISO);
7
8     initial begin
9         clk = 0;
10        forever #1 clk = ~clk;
11    end
12
13    initial begin
14        $readmemh("RAM.dat.txt", MASTER_SPI1.RAM1.mem);
15        rst_n = 0; SS_n = 1; MOSI = 0;
16        repeat (20) @(negedge clk);
17
18        rst_n = 1;
19        @(negedge clk);
20        repeat(20) begin
21            SS_n = 0;
22            @(negedge clk);
23            MOSI = 0;
24            @(negedge clk);
25            MOSI = 0;
26            @(negedge clk);
27            MOSI = 0;
28            @(negedge clk);
29            repeat(ADDR_SIZE) begin
30                MOSI = $random;
31                @(negedge clk);
32            end
33            SS_n = 1;
34            @(negedge clk);
35            //////////////////////////////////
36            //////////////////////////////////
```

```

37     SS_n = 0;
38     @(negedge clk);
39     MOSI = 0;
40     @(negedge clk);
41     MOSI = 0;
42     @(negedge clk);
43     MOSI = 1;
44     @(negedge clk);
45     repeat(ADDR_SIZE) begin
46         MOSI = $random;
47         @(negedge clk);
48     end
49     SS_n = 1;
50     @(negedge clk);
51     //////////////////////////////////
52     //////////////////////////////////
53     SS_n = 0;
54     @(negedge clk);
55     MOSI = 1;
56     @(negedge clk);
57     MOSI = 1;
58     @(negedge clk);
59     MOSI = 0;
60     @(negedge clk);
61     repeat(ADDR_SIZE) begin
62         MOSI = $random;
63         @(negedge clk);
64     end
65     SS_n = 1;
66     @(negedge clk);
67     //////////////////////////////////
68     //////////////////////////////////

```


```

69     SS_n = 0;
70     @(negedge clk);
71     MOSI = 1;
72     @(negedge clk);
73     MOSI = 1;
74     @(negedge clk);
75     MOSI = 1;
76     @(negedge clk);
77     repeat(ADDR_SIZE) begin
78         MOSI = $random;
79         @(negedge clk);
80     end
81     MOSI = 0;
82     repeat(ADDR_SIZE+1) @(negedge clk);
83     SS_n = 1;
84     @(negedge clk);
85     //////////////////////////////////
86     //////////////////////////////////
87     end
88     $stop;
89     end
90 endmodule


```

Waveform Snippets – QuestaSim

Write – Address (MOSI: 0 → 00)




Write – Data (MOSI: 0 → 01)




RAM Update:



Read – Address (MOSI: 1 → 10)




Read – Data (MOSI: 1 → 11)




Snippets of Different Iterations


Snippet I



Snippet II



Snippet III



Picking Best Encoding

After-Implementation Timing Reports – Debug Included

Gray:

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.285 ns	Worst Hold Slack (WHS): 0.049 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3707	Total Number of Endpoints: 3691	Total Number of Endpoints: 2026
All user specified timing constraints are met.		

One_hot:

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.280 ns	Worst Hold Slack (WHS): 0.060 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3709	Total Number of Endpoints: 3693	Total Number of Endpoints: 2028
All user specified timing constraints are met.		

Seq:


Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.280 ns	Worst Hold Slack (WHS): 0.060 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3709	Total Number of Endpoints: 3693	Total Number of Endpoints: 2028
All user specified timing constraints are met.		

Gray provides the best (Highest) “Setup – Worst Negative Slack”.


Chosen FSM Encoding: *Gray*

Schematic After Elaboration




Top Module



RAM




SPI Slave




Schematic After Synthesis


Top Module




RAM






SPI Slave





SPI_SLAVE





Synthesis Report

FSM Encoding – Detected

```
-----
INFO: [Synth 8-6157] synthesizing module 'MASTER_SPI' [D:/Xilinx_Vivado/SPI/MASTER_SPI.v:1]
      Parameter ADDR_SIZE bound to: 8 - type: integer
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/Xilinx_Vivado/SPI/RAM.v:1]
      Parameter MEM_DEPTH bound to: 256 - type: integer
      Parameter ADDR_SIZE bound to: 8 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [D:/Xilinx_Vivado/SPI/RAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'SPI_SLAVE' [D:/Xilinx_Vivado/SPI/SPI_SLAVE.v:1]
      Parameter ADDR_SIZE bound to: 8 - type: integer
      Parameter IDLE bound to: 3'b000
      Parameter CHK_CMD bound to: 3'b001
      Parameter WRITE bound to: 3'b010
      Parameter READ_ADD bound to: 3'b011
      Parameter READ_DATA bound to: 3'b100
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/Xilinx_Vivado/SPI/SPI_SLAVE.v:17]
INFO: [Synth 8-6155] done synthesizing module 'SPI_SLAVE' (2#1) [D:/Xilinx_Vivado/SPI/SPI_SLAVE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MASTER_SPI' (3#1) [D:/Xilinx_Vivado/SPI/MASTER_SPI.v:1]
-----
```


Timing Report

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.236 ns	Worst Hold Slack (WHS): 0.139 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 108	Total Number of Endpoints: 108	Total Number of Endpoints: 46

All user specified timing constraints are met.

Critical Path




Device After Implementation

Utilization Report

Summary

Resource	Utilization	Available	Utilization %
LUT	1198	20800	5.76
LUTRAM	98	9600	1.02
FF	1858	41600	4.47
BRAM	1	50	2.00
IO	5	106	4.72




Timing Report

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.285 ns	Worst Hold Slack (WHS): 0.049 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3707	Total Number of Endpoints: 3691	Total Number of Endpoints: 2026

All user specified timing constraints are met.

FPGA Device



Messages Tab

Tcl Console

Messages x

Log

Reports

Design Runs

Timing

☒ Warning (34)

☒ Info (304)

☐ Status (560)

Show All

▼ Vivado Commands (3 infos)

▼ General Messages (3 infos)

- [IP_Flow 19-234] Refreshing IP repositories
- [IP_Flow 19-1704] No user IP repositories specified
- [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado/Vivado/2018.2/data/ip'.

▼ Elaborated Design (11 infos)

▼ General Messages (11 infos)

- > [Synth 8-6157] synthesizing module 'MASTER_SPI' [\[MASTER_SPI.v:1\]](#) (2 more like this)

write_bitstream Complete

