

REPORT

UVM Project

SPI

TEAM #21

PREPARED BY
Nouran Hamdy

SUBMITTED TO
Eng Kareem Waseem

SPI Verification Environment

..... Class-based

— Module-based

Stimulus/Object

Component

X Passive Component




TABLE OF CONTENTS

01 RAM

Verification Plan	1
Verification Requirements Document	2
Bug Report	4
Code Snippets	5
Waveform Snippets	20
Coverage Report	22

02 Slave

Verification Plan	23
Verification Requirements Document	24
Bug Report	27
Code Snippets	28
Waveform Snippets	52
Coverage Report	54

03 SPI Wrapper

Verification Plan	55
Verification Requirements Document	56
Bug Report	57
Code Snippets	58
Waveform Snippets	73
Coverage Report	75

Verification Plan

GENERAL PLAN:

• Checking Results

- Outputs' values are checked against golden model.
- Assertions are used for checking RAM behavior.

• Test Cases to Consider

- Reset Signal (rst_n) Functionality across any combination of inputs.
- Write operations in RAM - Filling up RAM with initial data.
- Read operations from RAM - Reading available data in RAM.
- Writing into, then reading from different RAM addresses.
- Completely randomized inputs to check for any unexpected behavior.

• General Constraints (For Good Usage of RAM)

- If previous signal = 2'b00 -> Next signal has to be 2'b01 (Write data in the address given previously).
- If previous signal = 2'b10 -> Next signal has to be 2'b11 (Read data from the address given previously).

• Functional Coverage Main Cover points and Cross Coverage

- First 2bits of din (Signal) has taken, and transitioned between, all values.
- Last 8bits of din (Data) has taken corner values.
- All RAM addresses have been exercised.
- Data has taken corner values with each state and transition of Signal.
- All states and transitions occurred when rx_valid was active.
- All RAM addresses have gone through all states of Signal.

• Assertions (Specific Test Cases)

- Stable cases (IDLE behavior) through the effect of control signals (rst_n and rx_valid)
- Normal Operation of RAM through different Signals (1st 2bits of din).
- tx_valid behavior, when it must (and must not) be active.

VERIFICATION REQUIREMENTS


Test Item	Description and Expected Output Behavior	Stimulus Generation
Reset Signal (rst_n)	RAM outputs (dout and tx_valid) should reset to zero on reset assertion.	<p>rst_n = 0. All other inputs are randomized under no constraints.</p>
Control Signal (rx_valid)	RAM should accept din if rx_valid is active. RAM contents should be stable if rx_valid is inactive.	Included in all sequences where rx_valid is either active or randomized to be active most of the time.
Write_Only Operation	<p>rx_valid must be high for receiving an address or for a write operation to occur.</p> <p>Signal must be 2'b00 for saving a write address.</p> <p>Signal must be 2'b01 for writing data into the pre-given address.</p> <p>Signals (2'b00 and 2'b01) should be consecutive for a correct write operation.</p>	<p>rx_valid = 1. rst_n is constrained to be mostly inactive. First 2 bits of din (Signal) are randomized to be always 2'b00 or 2'b01 for writing operations only. Signal is constrained to follow any 2'b00 by 2'b01 (Signal should equal 2'b01 if the previous signal was 2'b00). Last 8 bits of din (Data) are constrained to occasionally take values of corners (All Ones, Zero, Walking Ones).</p>
Read_Only Operation	<p>rx_valid must be high for receiving an address or for a read operation to occur.</p> <p>Signal must be 2'b10 for saving a read address.</p> <p>Signal must be 2'b11 for reading data from the pre-given address.</p> <p>Signals (2'b10 and 2'b11) should be consecutive for a correct read operation.</p>	<p>rx_valid = 1. rst_n is constrained to be mostly inactive. First 2 bits of din (Signal) are randomized to be always 2'b10 or 2'b11 for reading operations only. Signal is constrained to follow any 2'b10 by 2'b11 (Signal should equal 2'b11 if the previous signal was 2'b10). Last 8 bits of din (Data) are constrained to occasionally take values of corners (All Ones, Zero, Walking Ones).</p>
Normal RAM Operation (Writing and Reading from various addresses)	Same as (Write_Only Operation) and (Read_Only Operation) Description.	<p>rst_n is randomized and constrained to be mostly inactive. rx_valid is randomized and constrained to be mostly active. Signal is constrained to follow any 2'b00 by 2'b01 (Signal should equal 2'b01 if the previous signal was 2'b00). Signal is constrained to follow any 2'b10 by 2'b11 (Signal should equal 2'b11 if the previous signal was 2'b10). Last 8 bits of din (Data) are constrained to occasionally take values of corners (All Ones, Zero, Walking Ones).</p>
Main Sequence	Same as (Write_Only Operation) and (Read_Only Operation) Description.	All inputs are randomized under no constraints to check for unexpected behavior through different inputs combinations.

VERIFICATION REQUIREMENTS

Test Item	Functional Coverage	Functionality Check	Assertions
Reset Signal (rst_n)			Property: reset_asserted
Control Signal (rx_valid)	<p>Included in Coverpoints:</p> <p>signal_cp: Signal has taken, and transitioned between, all values (when rx_valid was active).</p> <p>data_cp: Data has taken corner values (when rx_valid was active).</p>		Property: rx_valid_inactive
Write_Only Operation	<p>Included in Coverpoints:</p> <p>Signal_cp.WR_states: Signal has taken values needed for writing operation.</p> <p>data_cp: Data has taken corner values.</p> <p>Included in Cross Coverage:</p> <p>cross_signal_data.WR_data:</p> <p>All corners of data came along Write States.</p> <p>All RAM addresses have been exercised and data written into them has taken all combinations ("STORE_WR_ADDR" crossed with data_cp). ("WRITE_DATA" crossed with data_cp).</p>	<p>Output is checked against golden model.</p>	<p>Property:</p> <p>save_write_addr: Checks Saving Write Address into write_addr (internal signal).</p> <p>wr_data: Checks if data is written in RAM at the required address.</p>
Read_Only Operation	<p>Included in Coverpoints:</p> <p>Signal_cp.RD_states: Signal has taken values needed for reading operation.</p> <p>data_cp: Data has taken corner values.</p> <p>Included in Cross Coverage:</p> <p>cross_signal_data.RD_data:</p> <p>All corners of data came along Read States.</p> <p>All RAM addresses have been exercised ("STORE_RD_ADDR" crossed with data_cp).</p>		<p>Property:</p> <p>save_read_addr: Checks Saving Read Address into read_addr (internal signal).</p> <p>rd_data: Checks if the data read is the same as the data in RAM at the required address.</p> <p>tx_valid_active: Checks if tx_valid is active when data is ready.</p> <p>tx_valid_inactive: Checks tx_valid is not active when data is not ready.</p>
Normal RAM Operation (Writing and Reading from various addresses)	<p>Included in Coverpoints:</p> <p>Signal_cp: Signal has taken, and transitioned between, all values.</p> <p>data_cp: Data has taken corner values.</p> <p>Included in Cross Coverage:</p> <p>cross_signal_data: Data has taken corner values with each state and transition of Signal.</p>		Refer to Write_Only and Read_Only assertions.
Main Sequence			

BUG REPORT

Bug	Original Code	Fix	Lines (Original Version)	Lines (Edited Version)
(Not a Bug) The design is converted to an sv file to access reg-defined internal signals from the sva file (mem, write_addr, read_addr) datatypes' are converted to logic instead of reg	reg [ADDR_SIZE-1:0] write_addr, read_addr; reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];	logic [ADDR_SIZE-1:0] write_addr, read_addr; logic [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];	[13:14]	[13:14]
Parameter (ADDR_SIZE) should be instead of the actual size to respond correctly to changes in parameters	case (din[9:8]) write_addr <= din[7:0]; mem [write_addr] <= din[7:0]; read_addr <= din[7:0];	case (din[ADDR_SIZE+1:ADDR_SIZE]) write_addr <= din[ADDR_SIZE-1:0]; mem [write_addr] <= din[ADDR_SIZE-1:0]; read_addr <= din[ADDR_SIZE-1:0];	29 31 35 39	65 67 71 75
Memory elements are not supposed to reset to zero on each reset assertion, instead outputs and internal signals reset to zero	if(~rst_n) begin for (i=0; i < MEM_DEPTH; i=i+1) begin mem[i] = 0; end end	if(~rst_n) begin dout <= 0; tx_valid <= 0; write_addr <= 0; read_addr <= 0; end	[23:27]	[58:63]
(Not a Bug) No default case	case (din[9:8]) 2'b00: begin write_addr <= din[7:0]; tx_valid <= 0; end 2'b01: begin mem [write_addr] <= din[7:0]; tx_valid <= 0; end 2'b10: begin read_addr <= din[7:0]; tx_valid <= 0; end 2'b11: begin dout <= mem[read_addr]; tx_valid <= 1; end endcase	case (din[ADDR_SIZE+1:ADDR_SIZE]) 2'b00: begin write_addr <= din[ADDR_SIZE-1:0]; tx_valid <= 0; end 2'b01: begin mem [write_addr] <= din[ADDR_SIZE-1:0]; tx_valid <= 0; end 2'b10: begin read_addr <= din[ADDR_SIZE-1:0]; tx_valid <= 0; end 2'b11: begin default: begin dout <= mem[read_addr]; tx_valid <= 1; end endcase	[29:46]	[65:82]



Bug	Original Code	Fix
(Not a Bug) The design is converted to an sv file to access reg-defined internal signals from the sva file (mem, write_addr, read_addr) datatypes' are converted to logic instead of reg	reg [ADDR_SIZE-1:0] write_addr, read_addr; reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];	logic [ADDR_SIZE-1:0] write_addr, read_addr; logic [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
Parameter (ADDR_SIZE) should be instead of the actual size to respond correctly to changes in parameters	case (din[9:8]) write_addr <= din[7:0]; mem [write_addr] <= din[7:0]; read_addr <= din[7:0];	case (din[ADDR_SIZE+1:ADDR_SIZE]) write_addr <= din[ADDR_SIZE-1:0]; mem [write_addr] <= din[ADDR_SIZE-1:0]; read_addr <= din[ADDR_SIZE-1:0];
Memory elements are not supposed to reset to zero on each reset assertion, instead outputs and internal signals reset to zero	if(~rst_n) begin for (i=0; i < MEM_DEPTH; i=i+1) begin mem[i] = 0; end end	if(~rst_n) begin dout <= 0; tx_valid <= 0; write_addr <= 0; read_addr <= 0; end
(Not a Bug) No default case	case (din[9:8]) 2'b00: begin write_addr <= din[7:0]; tx_valid <= 0; end 2'b01: begin mem [write_addr] <= din[7:0]; tx_valid <= 0; end 2'b10: begin read_addr <= din[7:0]; tx_valid <= 0; end 2'b11: begin dout <= mem[read_addr]; tx_valid <= 1; end endcase	case (din[ADDR_SIZE+1:ADDR_SIZE]) 2'b00: begin write_addr <= din[ADDR_SIZE-1:0]; tx_valid <= 0; end 2'b01: begin mem [write_addr] <= din[ADDR_SIZE-1:0]; tx_valid <= 0; end 2'b10: begin read_addr <= din[ADDR_SIZE-1:0]; tx_valid <= 0; end 2'b11: begin default: begin dout <= mem[read_addr]; tx_valid <= 1; end endcase

CODE SNIPPETS

TOP MODULE

```

1 import ram_test_pkg::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 module ram_top;
6     bit clk;
7
8     initial begin
9         forever #1 clk = ~clk;
10    end
11
12    ram_if ramif (clk);
13    ram DUT (ramif);
14
15    ram_ref_if ram_refif (clk);
16    ram_ref REF (ram_refif);
17
18    initial begin
19        uvm_config_db#(virtual ram_if)::set(null, "uvm_test_top", "RAM_IF", ramif);
20        uvm_config_db#(virtual ram_ref_if)::set(null, "uvm_test_top", "RAM_REF_IF", ram_refif);
21        run_test("ram_test");
22    end
23
24 endmodule : ram_top

```

INTERFACE

```

1 interface ram_if (clk);
2
3     parameter MEM_DEPTH = 256;
4     parameter ADDR_SIZE = 8;
5
6     input clk;
7     bit rst_n , rx_valid, tx_valid;
8     logic [ADDR_SIZE-1:0] dout;
9     logic [ADDR_SIZE+1:0] din;
10
11    modport DUT (output tx_valid, dout,
12                  input clk, rst_n, rx_valid, din);
13
14 endinterface : ram_if

```

CODE SNIPPETS

DESIGN

Before (Original)

```

17 ///////////////////////////////////////////////////////////////////Original Code/////////////////////////////////////////////////////////////////
18
19 /*
20     integer i=0;
21     always @(posedge clk,negedge rst_n) begin
22         if(~rst_n) begin
23             for (i=0; i < MEM_DEPTH; i=i+1) begin      //memory values should not equal zero following each reset, only Module outputs (and wr/rd addresses).
24                 mem[i] = 0;
25             end
26         end
27     else if(rx_valid) begin
28         case (din[9:8])                                //Should use parameter (ADDR_SIZE) instead of actual size
29             2'b00: begin
30                 write_addr <= din[7:0];
31                 tx_valid <=0;
32             end
33             2'b01: begin
34                 mem [write_addr] <= din[7:0];
35                 tx_valid <=0;
36             end
37             2'b10: begin
38                 read_addr <= din[7:0];
39                 tx_valid <=0;
40             end
41             2'b11: begin                                //For Code Coverage = 100% -> This branch is moved to default
42                 dout <= mem[read_addr];
43                 tx_valid <=1;
44             end
45         endcase
46     end
47     else
48         tx_valid =0;
49
50     end
51 */

```

After (Edited)

```

55 ///////////////////////////////////////////////////////////////////Edited Code/////////////////////////////////////////////////////////////////
56
57     always @(posedge clk,negedge rst_n) begin
58         if(~rst_n) begin
59             dout <= 0;
60             tx_valid <= 0;
61             write_addr <= 0;
62             read_addr <= 0;
63         end
64     else if(rx_valid) begin
65         case (din[ADDR_SIZE+1:ADDR_SIZE])
66             2'b00: begin
67                 write_addr <= din[ADDR_SIZE-1:0];
68                 tx_valid <=0;
69             end
70             2'b01: begin
71                 mem [write_addr] <= din[ADDR_SIZE-1:0];
72                 tx_valid <=0;
73             end
74             2'b10: begin
75                 read_addr <= din[ADDR_SIZE-1:0];
76                 tx_valid <=0;
77             end
78             default: begin
79                 dout <= mem[read_addr];
80                 tx_valid <=1;
81             end
82         endcase
83     end
84

```

CODE SNIPPETS

TEST

```

1 package ram_test_pkg;
2 import uvm_pkg::*;
3 import ram_env_pkg::*;
4 import ram_config_pkg::*;
5 import ram_sequence_pkg::*;
6 `include "uvm_macros.svh"
7
8 class ram_test extends uvm_test;
9   `uvm_component_utils(ram_test)
10
11   ram_env env_r;
12   ram_config ram_cfg;
13
14   ram_reset_sequence reset_seq;
15   ram_write_only_sequence write_only_seq;
16   ram_read_only_sequence read_only_seq;
17   ram_write_read_sequence write_read_seq;
18   main_sequence main_seq;
19
20   function new(string name = "ram_test", uvm_component parent = null);
21     super.new(name, parent);
22   endfunction : new
23
24   function void build_phase(uvm_phase phase);
25     super.build_phase(phase);
26     env_r = ram_env::type_id::create("env_r", this);
27     ram_cfg = ram_config::type_id::create("ram_cfg", this);
28
29     reset_seq      = ram_reset_sequence::type_id::create("reset_seq", this);
30     write_only_seq = ram_write_only_sequence::type_id::create("write_only_seq", this);
31     read_only_seq  = ram_read_only_sequence::type_id::create("read_only_seq", this);
32     write_read_seq = ram_write_read_sequence::type_id::create("write_read_seq", this);
33     main_seq       = main_sequence::type_id::create("main_seq", this);
34
35     ram_cfg.active = UVM_ACTIVE;
36
37     if(!uvm_config_db #(virtual ram_if)::get(this, "", "RAM_IF", ram_cfg.ram_vif))
38       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the RAM (DUT) from the uvm_config_db");
39
40     if(!uvm_config_db #(virtual ram_ref_if)::get(this, "", "RAM_REF_IF", ram_cfg.ram_ref_vif))
41       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the RAM (REF) from the uvm_config_db");
42
43     uvm_config_db #(ram_config)::set(this, "", "RAM_CFG", ram_cfg);
44
45     //set_report_verbose_level_hier(UVM_HIGH);
46   endfunction
47
48   task run_phase(uvm_phase phase);
49     super.run_phase(phase);
50     phase.raise_objection(this);
51     `uvm_info("run_phase", "Reset Asserted", UVM_LOW);
52     reset_seq.start(env_r.agt.sqr);
53     `uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
54
55     `uvm_info("run_phase", "Stimulus Generation Started", UVM_LOW);
56
57     `uvm_info("run_phase", "Testing Write-Only Operations", UVM_LOW);
58     write_only_seq.start(env_r.agt.sqr);
59
60     `uvm_info("run_phase", "Testing Read-Only Operations", UVM_LOW);
61     read_only_seq.start(env_r.agt.sqr);
62
63     `uvm_info("run_phase", "Testing Write-Read Operations", UVM_LOW);
64     write_read_seq.start(env_r.agt.sqr);
65
66     `uvm_info("run_phase", "Main Sequence (Complete Randomization)", UVM_LOW);
67     write_read_seq.start(env_r.agt.sqr);
68
69     `uvm_info("run_phase", "Stimulus Generation Ended", UVM_LOW);
70     phase.drop_objection(this);
71   endtask : run_phase
72
73   endclass : ram_test
74
75 endpackage : ram_test_pkg

```

CODE SNIPPETS

CONFIGURATION OBJECT

```
1 package ram_config_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5     class ram_config extends uvm_object;
6         `uvm_object_utils(ram_config)
7
8             virtual ram_if ram_vif;
9             virtual ram_ref_if ram_ref_vif;
10            uvm_active_passive_enum active;
11
12            function new(string name = "ram_config");
13                super.new(name);
14            endfunction : new
15
16        endclass : ram_config
17
18 endpackage : ram_config_pkg
```

CODE SNIPPETS

ENVIRONMENT

```
1 package ram_env_pkg;
2 import uvm_pkg::*;
3 import ram_agent_pkg::*;
4 import ram_scoreboard_pkg::*;
5 import ram_coverage_pkg::*;
6 `include "uvm_macros.svh"
7
8     class ram_env extends uvm_env;
9         `uvm_component_utils(ram_env);
10
11         ram_agent agt;
12         ram_scoreboard sb;
13         ram_coverage cov;
14
15         function new(string name = "ram_env", uvm_component parent = null);
16             super.new(name, parent);
17         endfunction : new
18
19         function void build_phase(uvm_phase phase);
20             super.build_phase(phase);
21             agt = ram_agent::type_id::create("agt", this);
22             sb = ram_scoreboard::type_id::create("sb", this);
23             cov = ram_coverage::type_id::create("cov", this);
24         endfunction
25
26         function void connect_phase(uvm_phase phase);
27             super.connect_phase(phase);
28             agt.agt_ap.connect(sb.sb_export);
29             agt.agt_ap.connect(cov.cov_export);
30         endfunction : connect_phase
31
32     endclass : ram_env
33 endpackage : ram_env_pkg
```

CODE SNIPPETS

AGENT

```

1  package ram_agent_pkg;
2  import uvm_pkg::*;
3  import ram_driver_pkg::*;
4  import ram_sequencer_pkg::*;
5  import ram_monitor_pkg::*;
6  import ram_config_pkg::*;
7  import ram_sequence_item_pkg::*;
8
9  `include "uvm_macros.svh"
10
11 class ram_agent extends uvm_agent;
12     `uvm_component_utils(ram_agent)
13
14     ram_driver drv;
15     ram_sequencer sqr;
16     ram_monitor mon;
17     ram_config ram_cfg;
18     uvm_analysis_port #(ram_sequence_item) agt_ap;
19
20     function new(string name = "ram_agent", uvm_component parent = null);
21         super.new(name, parent);
22     endfunction : new
23
24     function void build_phase(uvm_phase phase);
25         super.build_phase(phase);
26         ram_cfg = ram_config::type_id::create("ram_cfg", this);
27         if(!uvm_config_db#(ram_config)::get(this, "", "RAM_CFG", ram_cfg))
28             `uvm_fatal("build_phase", "Agent - Unable to get RAM Configuration Object.");
29
30         if(ram_cfg.active) begin
31             drv = ram_driver::type_id::create("drv", this);
32             sqr = ram_sequencer::type_id::create("sqr", this);
33         end
34         mon = ram_monitor::type_id::create("mon", this);
35
36         agt_ap = new("agt_ap", this);
37     endfunction : build_phase
38
39     function void connect_phase(uvm_phase phase);
40         super.connect_phase(phase);
41         if(ram_cfg.active) begin
42             drv.ram_drv_vif = ram_cfg.ram_vif;
43             drv.ram_ref_drv_vif = ram_cfg.ram_ref_vif;
44             drv.seq_item_port.connect(sqr.seq_item_export);
45         end
46         mon.ram_mon_vif = ram_cfg.ram_vif;
47         mon.ram_ref_mon_vif = ram_cfg.ram_ref_vif;
48         mon.mon_ap.connect(agt_ap);
49     endfunction : connect_phase
50
51     endclass : ram_agent
52
53 endpackage : ram_agent_pkg

```

CODE SNIPPETS

SEQUENCE ITEM

```

1 package ram_sequence_item_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 `include "uvm_macros.svh"
5
6 class ram_sequence_item extends uvm_sequence_item;
7   `uvm_object_utils(ram_sequence_item)
8
9   rand bit rst_n, rx_valid;
10  //rand logic [ADDR_SIZE-1:0] din;
11  logic [ADDR_SIZE-1:0] dout;
12  bit tx_valid;
13
14  logic [ADDR_SIZE-1:0] dout_ref;
15  bit tx_valid_ref;
16
17  rand signal_e signal;
18  rand logic [ADDR_SIZE-1:0] data;
19
20  //For post randomization
21  signal_e signal_old;
22
23  //For specifying valid addresses (that have been written previously)
24  //logic [ADDR_SIZE-1:0] valid_addr_q[$];
25
26  rand bit [1:0] selector_data;
27
28  function new(string name = "ram_sequence_item");
29    super.new(name);
30  endfunction : new
31
32  function string convert2string();
33    return $sformatf("%s  rst_n = %0b,  rx_valid = %0b,  din = %0x,  tx_valid = %0b,  dout = %0x",
34                      super.convert2string(), rst_n, rx_valid, {signal, data}, tx_valid, dout);
35  endfunction : convert2string
36
37  function string convert2string_stimulus();
38    return $sformatf("rst_n = %0b,  rx_valid = %0b,  din = %0x",
39                     rst_n, rx_valid, {signal, data});
40  endfunction : convert2string_stimulus
41
42  //Constraints
43  constraint c {
44    rst_n      dist {0:=5,    1:=95};           //rst_n is inactive most of the time
45    rx_valid    dist {0:=30,   1:=70};           //rx_valid is active most of the time
46
47    selector_data dist {[0:2]:/30, 3:=70};        //Data is at its corner cases for some time
48
49    if(selector_data == 0)      data == {ALL_ONES};
50    else if(selector_data == 1)  data == {ZERO};
51    else if(selector_data == 2) $countones(data) == 1;
52
53    //((signal == STORE_RD_ADDR)  -> data inside {valid_addr_q});
54  }
55
56  constraint write_op_c {
57    (signal_old == STORE_WR_ADDR)  -> signal == WRITE_DATA;      //whenever a "SAVE WR ADDRESS" signal is sent, it's followed by a "WRITE DATA" signal
58  }
59
60  constraint read_op_c {
61    (signal_old == STORE_RD_ADDR)  -> signal == READ_DATA_;        //whenever a "SAVE RD ADDRESS" signal is sent, it's followed by a "READ DATA" signal
62  }
63
64  function void post_randomize();
65    //if(rst_n && rx_valid && (signal == STORE_WR_ADDR)) valid_addr_q.push_front(data);
66    signal_old = signal;
67  endfunction
68
69
70  endclass : ram_sequence_item
71
72 endpackage : ram_sequence_item_pkg

```

CODE SNIPPETS



SEQUENCE

```

1  package ram_sequence_pkg;
2  import uvm_pkg::*;
3  import ram_sequence_item_pkg::*;
4  import shared_pkg::*;
5  `include "uvm_macros.svh"
6
7  parameter TESTS = 20000;
8
9  class ram_reset_sequence extends uvm_sequence #(ram_sequence_item);
10 `uvm_object_utils(ram_reset_sequence)
11
12   ram_sequence_item seq_item;
13
14   function new(string name = "ram_reset_sequence");
15     super.new(name);
16   endfunction : new
17
18   task body();
19     seq_item = ram_sequence_item::type_id::create("seq_item");
20     seq_item.constraint_mode(0);
21     repeat(TESTS/10) begin
22       start_item(seq_item);
23       assert(seq_item.randomize() with {rst_n == 0;});
24       finish_item(seq_item);
25     end
26   endtask : body
27
28 endclass : ram_reset_sequence
29
30
31
32 class ram_write_only_sequence extends uvm_sequence #(ram_sequence_item);
33 `uvm_object_utils(ram_write_only_sequence)
34
35   ram_sequence_item seq_item;
36
37   function new(string name = "ram_write_only_sequence");
38     super.new(name);
39   endfunction : new
40
41   task body();
42     seq_item = ram_sequence_item::type_id::create("seq_item");
43     seq_item.constraint_mode(1);
44     seq_item.read_op_c.constraint_mode(0);
45     repeat(TESTS) begin
46       start_item(seq_item);
47       assert(seq_item.randomize() with {signal inside {STORE_WR_ADDR, WRITE_DATA}; rx_valid == 1;});
48       finish_item(seq_item);
49     end
50   endtask : body
51
52 endclass : ram_write_only_sequence

```

CODE SNIPPETS



SEQUENCE

```

56     class ram_read_only_sequence extends uvm_sequence #(ram_sequence_item);
57         `uvm_object_utils(ram_read_only_sequence)
58
59         ram_sequence_item seq_item;
60
61         function new(string name = "ram_read_only_sequence");
62             super.new(name);
63         endfunction : new
64
65         task body();
66             seq_item = ram_sequence_item::type_id::create("seq_item");
67             seq_item.constraint_mode(1);
68             seq_item.write_op_c.constraint_mode(0);
69             repeat(TESTS) begin
70                 start_item(seq_item);
71                 assert(seq_item.randomize() with {signal inside {STORE_RD_ADDR, READ_DATA_}; rx_valid == 1;});
72                 finish_item(seq_item);
73             end
74         endtask : body
75
76     endclass : ram_read_only_sequence
77
78
79
80     class ram_write_read_sequence extends uvm_sequence #(ram_sequence_item);
81         `uvm_object_utils(ram_write_read_sequence)
82
83         ram_sequence_item seq_item;
84
85         function new(string name = "ram_write_read_sequence");
86             super.new(name);
87         endfunction : new
88
89         task body();
90             seq_item = ram_sequence_item::type_id::create("seq_item");
91             seq_item.constraint_mode(1);
92             repeat(TESTS) begin
93                 start_item(seq_item);
94                 assert(seq_item.randomize());
95                 finish_item(seq_item);
96             end
97         endtask : body
98
99     endclass : ram_write_read_sequence
100
101
102
103    class main_sequence extends uvm_sequence #(ram_sequence_item);
104        `uvm_object_utils(main_sequence)
105
106        ram_sequence_item seq_item;
107
108        function new(string name = "main_sequence");
109            super.new(name);
110        endfunction : new
111
112        task body();
113            seq_item = ram_sequence_item::type_id::create("seq_item");
114            seq_item.constraint_mode(0);
115            seq_item.c.constraint_mode(1);
116            repeat(TESTS) begin
117                start_item(seq_item);
118                assert(seq_item.randomize());
119                finish_item(seq_item);
120            end
121        endtask : body
122
123    endclass : main_sequence
124
125 endpackage : ram_sequence_pkg

```

CODE SNIPPETS

SEQUENCER

```
1 package ram_sequencer_pkg;
2 import ram_sequence_item_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5
6 class ram_sequencer extends uvm_sequencer #(ram_sequence_item);
7     `uvm_component_utils(ram_sequencer)
8
9     function new(string name = "ram_sequencer", uvm_component parent = null);
10        super.new(name, parent);
11    endfunction : new
12
13 endclass : ram_sequencer
14
15 endpackage : ram_sequencer_pkg
```

CODE SNIPPETS

DRIVER

```

1 package ram_driver_pkg;
2 import ram_sequence_item_pkg::*;
3 import shared_pkg::*;
4 import uvm_pkg::*;
5 `include "uvm_macros.svh"
6
7 class ram_driver extends uvm_driver #(ram_sequence_item);
8   `uvm_component_utils(ram_driver)
9
10  virtual ram_if ram_drv_vif;
11  virtual ram_ref_if ram_ref_drv_vif;
12  ram_sequence_item stim_seq_item;
13
14  function new(string name = "ram_driver", uvm_component parent = null);
15    super.new(name, parent);
16  endfunction : new
17
18  task run_phase(uvm_phase phase);
19    super.run_phase(phase);
20    forever begin
21      stim_seq_item = ram_sequence_item::type_id::create("stim_seq_item");
22      seq_item_port.get_next_item(stim_seq_item);
23      //DUT
24      ram_drv_vif.rst_n           = stim_seq_item.rst_n;
25      ram_drv_vif.rx_valid       = stim_seq_item.rx_valid;
26      ram_drv_vif.din[ADDR_SIZE+1:ADDR_SIZE] = stim_seq_item.signal;
27      ram_drv_vif.din[ADDR_SIZE-1:0]  = stim_seq_item.data;
28
29      //REF
30      ram_ref_drv_vif.rst_n       = stim_seq_item.rst_n;
31      ram_ref_drv_vif.rx_valid    = stim_seq_item.rx_valid;
32      ram_ref_drv_vif.din[ADDR_SIZE+1:ADDR_SIZE] = stim_seq_item.signal;
33      ram_ref_drv_vif.din[ADDR_SIZE-1:0]  = stim_seq_item.data;
34
35      @(negedge ram_drv_vif.clk);
36      seq_item_port.item_done();
37      `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);
38    end
39  endtask : run_phase
40
41 endclass : ram_driver
42
43 endpackage : ram_driver_pkg

```

CODE SNIPPETS



MONITOR

```

1  package ram_monitor_pkg;
2  import uvm_pkg::*;
3  import shared_pkg::*;
4  import ram_sequence_item_pkg::*;
5
6  `include "uvm_macros.svh"
7
8  class ram_monitor extends uvm_monitor;
9    `uvm_component_utils(ram_monitor)
10
11   ram_sequence_item rsp_seq_item;
12   virtual ram_if ram_mon_vif;
13   virtual ram_ref_if ram_ref_mon_vif;
14   uvm_analysis_port #(ram_sequence_item) mon_ap;
15
16   function new(string name = "ram_monitor", uvm_component parent = null);
17     super.new(name, parent);
18   endfunction : new
19
20   function void build_phase(uvm_phase phase);
21     super.build_phase(phase);
22     mon_ap = new("mon_ap", this);
23   endfunction : build_phase
24
25   task run_phase(uvm_phase phase);
26     super.run_phase(phase);
27
28     forever begin
29       rsp_seq_item = ram_sequence_item::type_id::create("rsp_seq_item");
30       @(negedge ram_mon_vif.clk);
31       rsp_seq_item.rst_n      = ram_mon_vif.rst_n;
32       rsp_seq_item.rx_valid   = ram_mon_vif.rx_valid;
33       rsp_seq_item.tx_valid   = ram_mon_vif.tx_valid;
34       rsp_seq_item.dout        = ram_mon_vif.dout;
35       rsp_seq_item.signal      = signal_e'(ram_mon_vif.din[ADDR_SIZE+1:ADDR_SIZE]);
36       rsp_seq_item.data        = ram_mon_vif.din[ADDR_SIZE-1:0];
37       rsp_seq_item.dout_ref    = ram_ref_mon_vif.dout_ref;
38       rsp_seq_item.tx_valid_ref = ram_ref_mon_vif.tx_valid_ref;
39
40       mon_ap.write(rsp_seq_item);
41       `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);
42     end
43   endtask : run_phase
44
45 endclass : ram_monitor
46
47 endpackage : ram_monitor_pkg

```

CODE SNIPPETS

SCOREBOARD

```

1 package ram_scoreboard_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 import ram_sequence_item_pkg::*;
5
6 `include "uvm_macros.svh"
7
8 class ram_scoreboard extends uvm_scoreboard;
9     `uvm_component_utils(ram_scoreboard);
10
11     ram_sequence_item sb_seq_item;
12     uvm_analysis_export #(ram_sequence_item) sb_export;
13     uvm_tlm_analysis_fifo #(ram_sequence_item) sb_fifo;
14
15     int correct_count_dout, error_count_dout;
16     int correct_count_tx, error_count_tx;
17
18
19     function new(string name = "ram_scoreboard", uvm_component parent = null);
20         super.new(name, parent);
21     endfunction : new
22
23     function void build_phase(uvm_phase phase);
24         super.build_phase(phase);
25         sb_export = new("sb_export", this);
26         sb_fifo = new("sb_fifo", this);
27     endfunction : build_phase
28
29     function void connect_phase(uvm_phase phase);
30         super.connect_phase(phase);
31         sb_export.connect(sb_fifo.analysis_export);
32     endfunction : connect_phase
33
34     task run_phase(uvm_phase phase);
35         super.run_phase(phase);
36         forever begin
37             sb_fifo.get(sb_seq_item);
38
39             if(sb_seq_item.dout !== sb_seq_item.dout_ref) begin
40                 `uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -dout-:0b%0b", !));
41                 error_count_dout++;
42             end
43             else begin
44                 `uvm_info("run_phase", $sformatf("Correct RAM output -dout-: %s", sb_seq_item.convert2string()), UVM_HIGH);
45                 correct_count_dout++;
46             end
47
48             if(sb_seq_item.tx_valid !== sb_seq_item.tx_valid_ref) begin
49                 `uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -tx_valid-:0b%0b", !));
50                 error_count_tx++;
51             end
52             else begin
53                 `uvm_info("run_phase", $sformatf("Correct RAM output -tx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
54                 correct_count_tx++;
55             end
56         end
57
58     endtask : run_phase
59
60     function void report_phase(uvm_phase phase);
61         super.report_phase(phase);
62         `uvm_info("report_phase", $sformatf("Total Successful Transactions -dout-: %0d", correct_count_dout), UVM_MEDIUM);
63         `uvm_info("report_phase", $sformatf("Total Failed Transactions -dout-: %0d", error_count_dout), UVM_MEDIUM);
64         `uvm_info("report_phase", $sformatf("Total Successful Transactions -tx_valid-: %0d", correct_count_tx), UVM_MEDIUM);
65         `uvm_info("report_phase", $sformatf("Total Failed Transactions -tx_valid-: %0d", error_count_tx), UVM_MEDIUM);
66     endfunction : report_phase
67
68 endclass : ram_scoreboard
69
70 endpackage : ram_scoreboard_pkg

```

CODE SNIPPETS

COVERAGE

```

1 package ram_coverage_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 import ram_sequence_item_pkg::*;
5
6 `include "uvm_macros.svh"
7
8 class ram_coverage extends uvm_component;
9   `uvm_component_utils(ram_coverage);
10
11  uvm_analysis_export #(ram_sequence_item) cov_export;
12  uvm_tlm_analysis_fifo #(ram_sequence_item) cov_fifo;
13
14  ram_sequence_item cov_seq_item;
15
16  covergroup cg;
17    signal_cp: coverpoint cov_seq_item.signal iff (cov_seq_item.rx_valid){
18      bins WR_states[] = {STORE_WR_ADDR, WRITE_DATA};
19      bins RD_states[] = {STORE_RD_ADDR, READ_DATA};
20      bins WR_to_RD = {STORE_WR_ADDR => WRITE_DATA => STORE_RD_ADDR, READ_DATA}; //Normal Operation: Read after Write
21      bins RD_to_WR = {STORE_RD_ADDR => READ_DATA => STORE_WR_ADDR, WRITE_DATA}; //Proposed Scenario: Write after Read
22    }
23
24    data_cp: coverpoint cov_seq_item.data iff (cov_seq_item.rx_valid){           //Ensuring access to all bits of data and memory
25      bins ALL_ones = {ALL_ONES};
26      bins ZERO = {ZERO};
27      bins Walking_ones = {2** ADDR_SIZE-1, 2** ADDR_SIZE-2, 2** ADDR_SIZE-3, 2** ADDR_SIZE-4, 2** ADDR_SIZE-5, 2** ADDR_SIZE-6, 2** ADDR_SIZE-7, 2** ADDR_SIZE-8};
28      bins others = default;
29    }
30
31    cross_signal_data: cross signal_cp, data_cp{
32      bins WR_data = binsof(signal_cp.WR_states) && binsof(data_cp);           //All corners of data came along Write States
33      bins RD_data = binsof(signal_cp.RD_states) && binsof(data_cp);           //All corners of data came along Read States
34      bins data_WR_trans = binsof(signal_cp.WR_to_RD) && binsof(data_cp);        //All corners of data came along the transition from Write States to Read States
35      bins data_RW_trans = binsof(signal_cp.RD_to_WR) && binsof(data_cp);        //All corners of data came along the transition from Read States to Write States
36    }
37  endgroup
38
39  function new(string name = "ram_coverage", uvm_component parent = null);
40    super.new(name, parent);
41    cg = new();
42  endfunction : new
43
44  function void build_phase(uvm_phase phase);
45    super.build_phase(phase);
46    cov_export = new("cov_export", this);
47    cov_fifo = new("cov_fifo", this);
48  endfunction : build_phase
49
50  function void connect_phase(uvm_phase phase);
51    super.connect_phase(phase);
52    cov_export.connect(cov_fifo.analysis_export);
53  endfunction : connect_phase
54
55  task run_phase(uvm_phase phase);
56    super.run_phase(phase);
57    forever begin
58      cov_fifo.get(cov_seq_item);
59      cg.sample();
60    end
61  endtask : run_phase
62
63 endclass : ram_coverage
64
65 endpackage : ram_coverage_pkg

```

CODE SNIPPETS

ASSERTIONS

```


77 `ifdef SIM
78     //For Visual Clarity
79     logic [1:0] signal;
80     logic [intr.ADDR_SIZE-1:0] data;
81     assign signal = intr.din[intr.ADDR_SIZE+1 : intr.ADDR_SIZE];
82     assign data = intr.din[intr.ADDR_SIZE-1 : 0];
83
84
85 ////////////////////////////////////////////////////////////////////Checking Stable Cases (IDLE)/////////////////////////////////////////////////////////////////
86
87     //Checks Reset Functionality -on internal signals and outputs
88     property reset_asserted;
89         @(posedge intr.clk)
90
91         $fell(intr.rst_n) |=> !(intr.dout || intr.tx_valid || write_addr || read_addr);
92     endproperty
93
94     //Ensures No memory manipulation when rx_valid is inactive
95     property rx_valid_inactive;
96         @(posedge intr.clk) disable iff(!intr.rst_n)
97
98         $fell(intr.rx_valid) |=> $stable(mem) && $stable(write_addr) && $stable(read_addr);
99     endproperty
100

103 ////////////////////////////////////////////////////////////////////Checking Original Functionality/////////////////////////////////////////////////////////////////
104
105     //Checks Saving Write Address
106     property save_write_addr;
107         @(posedge intr.clk) disable iff(!intr.rst_n)
108
109         ((signal == 0) && intr.rx_valid) |=> (write_addr == $past(data));
110     endproperty
111
112     //Checks Writing Data
113     property wr_data;
114         @(posedge intr.clk) disable iff(!intr.rst_n)
115
116         ((signal == 1) && intr.rx_valid) |=> (mem[write_addr] == $past(data));
117     endproperty
118
119     //Checks Saving Read Address
120     property save_read_addr;
121         @(posedge intr.clk) disable iff(!intr.rst_n)
122
123         ((signal == 2) && intr.rx_valid) |=> (read_addr == $past(data));
124     endproperty
125
126     //Checks Reading Data
127     property rd_data;
128         @(posedge intr.clk) disable iff(!intr.rst_n)
129
130         ((signal == 3) && intr.rx_valid) |=> (intr.dout == mem[$past(read_addr)]);
131     endproperty
132
133     //Checks tx_valid is active if data is ready
134     property tx_valid_active;
135         @(posedge intr.clk) disable iff(!intr.rst_n)
136
137         ((signal == 3) && intr.rx_valid) |=> intr.tx_valid;
138     endproperty
139
140     //Checks tx_valid is not active if data is not ready (signal = 3)
141     property tx_valid_inactive;
142         @(posedge intr.clk) disable iff(!intr.rst_n)
143
144         ((signal != 3) && intr.rx_valid) |=> !intr.tx_valid;
145     endproperty
146


```

WAVEFORM SNIPPETS

Reset Active: Outputs equal Zero



Write Operation:




Address = 8'h01, Data = 8'h62



QUESTASIM SNIPPETS

Read Operation



Transcript

```

# UVM_INFO ram_test_pkg.sv(53) @ 4000: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO ram_test_pkg.sv(55) @ 4000: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO ram_test_pkg.sv(57) @ 4000: uvm_test_top [run_phase] Testing Write-Only Operations
# UVM_INFO ram_test_pkg.sv(60) @ 44000: uvm_test_top [run_phase] Testing Read-Only Operations
# UVM_INFO ram_test_pkg.sv(63) @ 84000: uvm_test_top [run_phase] Testing Write-Read Operations
# UVM_INFO ram_test_pkg.sv(66) @ 124000: uvm_test_top [run_phase] Main Sequence (Complete Randomization)
# UVM_INFO ram_test_pkg.sv(69) @ 164000: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 164000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ram_scoreboard_pkg.sv(62) @ 164000: uvm_test_top.env_r.sb [report_phase] Total Successful Transactions -dout-: 82000
# UVM_INFO ram_scoreboard_pkg.sv(63) @ 164000: uvm_test_top.env_r.sb [report_phase] Total Failed Transactions -dout-: 0
# UVM_INFO ram_scoreboard_pkg.sv(64) @ 164000: uvm_test_top.env_r.sb [report_phase] Total Successful Transactions -tx_valid-: 82000
# UVM_INFO ram_scoreboard_pkg.sv(65) @ 164000: uvm_test_top.env_r.sb [report_phase] Total Failed Transactions -tx_valid-: 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 16
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 4
# [run_phase] 8
# ** Note: $finish      : D:/Qsim_2021/win64/..../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#   Time: 164 us Iteration: 61 Instance: /ram_top

```

COVERAGE REPORT

```
31 =====
32 === Instance: /ram_top/DUT
33 === Design Unit: work.ram
34 =====
35
36 Assertion Coverage:
37 | Assertions          8      8      0    100.00%
38
39 Directive Coverage:
40 | Directives          8      8      0    100.00%
41
42 Branch Coverage:
43 | Enabled Coverage   Bin  Hits  Misses  Coverage
44 |-----|-----|-----|-----|
45 | Branches            7     7      0    100.00%
46
47 Statement Coverage:
48 | Enabled Coverage   Bin  Hits  Misses  Coverage
49 |-----|-----|-----|-----|
50 | Statements          15    15      0    100.00%
51
52 Toggle Coverage:
53 | Enabled Coverage   Bin  Hits  Misses  Coverage
54 |-----|-----|-----|-----|
55 | Toggles             52    52      0    100.00%
56
57 Covergroup Coverage:
58 | Covergroups         1      na      na    100.00%
59 | Coverpoints/Crosses 3      na      na    na
60 | Covergroup Bins     13    13      0    100.00%
```

Verification Plan

GENERAL PLAN:

• Checking Results

- Outputs' values are checked against golden model.
- Assertions are used for checking Slave's behavior.

• Test Cases to Consider

- Reset Signal (rst_n) Functionality across any combination of inputs.
- Normal Write Operation, 1st 2bits of MOSI = 2'b00, then 2'b01 after the next SS_n falling edge.
- Normal Read Operation, 1st 2bits of MOSI = 2'b10, then 2'b11 after the next SS_n falling edge.
- Slave's behavior on transitioning from one sequence to the other.
- Slave's behavior when SS_n stays active after transmission or goes inactive mid-transmission.

• Functional Coverage Main Cover points and Cross Coverage

- tx_data has taken corner values.
- tx_data has taken corner values when tx_valid was high.
- First 2bits of MOSI, following SS_n activation, have taken all possible values.
- Last 8bits of MOSI, following SS_n activation, have taken all possible values.
- First 2 bits of MOSI have cycled through all potential values within the last 8 bits of MOSI, covering the full range of possibilities.
- All combinations of control signals (rst_n, SS_n, MOSI) are covered.

• Assertions (Specific Test Cases)

- Stable cases (IDLE behavior) through the effect of control signals (rst_n and SS_n)
- Necessary and Illegal Transitions of Slave.
- Transitions based on 1st MOSI bit following SS_n falling edge.
- Read Transitions based on 1st 3 MOSI bits following SS_n falling edge.
- No two consecutive READ_ADD or READ_DATA states.
- 1st two bits of rx_data has to indicate the current state of the slave.
- rx_valid and tx_valid cannot be high at the same time.
- rx_valid cannot be high in any checking state.
- MISO cannot be high at any state other than READ_DATA.

VERIFICATION REQUIREMENTS

Test Item	Description and Expected Output Behavior	Stimulus Generation
Reset Signal (rst_n)	Slave outputs (rx_data, rx_valid, MISO) should reset to zero on reset assertion.	rst_n = 0. All other inputs are randomized under no constraints.
Control Signal (SS_n)	Slave should stay idle if SS_n is inactive or transition to other states (based on MOSI bits) if SS_n is active. Slave should stay stable if SS_n remained active long after data transmission. Slave should go idle if SS_n is deactivated mid data transmission.	Included in all sequences where SS_n is either active or randomized to be active most of the time.
Write_Only Operation	SS_n should equal 0 throughout the cycle -> 1 after data is collected. Cycle(1): MOSI should equal 0 (WRITE) -> 00 (Send Address) rx_data should be ready and rx_valid should be high after 8 cycles. Cycle(2): MOSI should equal 0 (WRITE) -> 01 (Send Data) rx_data should be ready and rx_valid should be high after 8 cycles.	rst_n = 1. SS_n is directed to be activated at the beginning of each sequence and deactivated following data transmission. MOSI first 3bits are set to 3'b000 following SS_n activation for sending write address. MOSI first 3bits are set to 3'b001 following SS_n activation for sending write data. MOSI last 8bits are randomized under no constraints.
Read_Only Operation	SS_n should equal 0 throughout the cycle -> 1 after data is collected. Cycle(1): MOSI should equal 1 (READ) -> 10 (Send Address) rx_data should be ready and rx_valid should be high after 8 cycles. Cycle(2): MOSI should equal 1 (READ) -> 11 (Receive Data) rx_data should be ready and rx_valid should be high after 8 cycles. when tx_valid is high, the following cycle, MISO bits start to serially output tx_data for 8 cycles.	rst_n = 1. SS_n is directed to be activated at the beginning of each sequence and deactivated following data transmission. MOSI first 3bits are set to 3'b110 following SS_n activation for sending read address. MOSI first 3bits are set to 3'b111 following SS_n activation and wait for receiving data. MOSI last 8bits are randomized under no constraints.
Write_Read_Operation	SS_n should equal 0 throughout the cycle -> 1 after data is collected. Sequences: (1): MOSI should equal 0 (WRITE) -> 00 (Send Address) rx_data should be ready and rx_valid should be high after 8 cycles. (2): MOSI should equal 0 (WRITE) -> 01 (Send Data) rx_data should be ready and rx_valid should be high after 8 cycles. (3): MOSI should equal 1 (READ) -> 10 (Send Address) rx_data should be ready and rx_valid should be high after 8 cycles. (4): MOSI should equal 1 (READ) -> 11 (Read Data) Dummy data are sent and rx_valid should be high after 8 cycles, then tx_valid becomes high and MISO reads tx_data in 8 cycles. Slave's behavior should not be affected by the order of different sequences. The slave can't go through two consecutive (READ_ADD) sequences or (READ_DATA) sequences.	rst_n = 1. SS_n is directed to be activated at the beginning of each sequence and deactivated following data transmission. MOSI bits are randomized under no constraints. Slave goes through different sequences (WRITE (Address or Data), READ_ADDR, READ_DATA) in a random manner.
Main Sequence	Same as (Write_Read_Operation) Description.	All inputs are randomized under constraints: - rst_n is inactive most of the time. - SS_n is active most of the time. to check for unexpected behavior.

VERIFICATION REQUIREMENTS

Test Item	Functional Coverage	Functionality Check	Assertions
Reset Signal (rst_n)	Included in Cross Coverage: cross_MOSI_SS_rst: All combinations of control signals are covered.		Property: reset_asserted
Control Signal (SS_n)			Property: SS_inactive
Write_Only Operation	<p>Included in Coverpoints: rx_signal_cp.signal_wr_addr: MOSI bits have taken the values required to send a write address. rx_signal_cp.signal_wr_data: MOSI bits have taken the values required to send write data.</p> <p>Included in Cross Coverage: rx_signal_data: MOSI bits have taken the values required to exercise all addresses and data.</p>		<p>Property (States): CHK_WR: Checks going from IDLE to WAIT_WR state where it waits for the 1st MOSI bit if it equals 0. MOSI_wr: Checks going to WRITE state on receiving 2 MOSI bits equal 0 following SS_n falling edge.</p> <p>Property (Outputs): rx_wr: Checks that 1st 2 bits of rx_data equal 00 or 01 when the slave is in WRITE state.</p>
Read_Only Operation	<p>Included in Coverpoints: rx_signal_cp.signal_rd_addr: MOSI bits have taken the values required to send a read address. rx_signal_cp.signal_rd_data: MOSI bits have taken the values required to receive data. tx_data_cp: tx_data has taken all values that can be read by MISO.</p> <p>Included in Cross Coverage: rx_signal_data: MOSI bits have taken the values required to exercise all addresses and data. tx_valid_data: All corners for to-be-read data came along active tx_valid.</p>	Output is checked against golden model.	<p>Property (States): CHK_RD: Checks going from IDLE to WAIT_RD state where it waits for the 1st MOSI bit if it equals 1. MOSI_rd: Checks going to WAIT_RD2 state on receiving 2 MOSI bits equal 110 following SS_n falling edge. MOSI_rd_add: Checks going to READ_ADD state on receiving 3 MOSI bits equal 110 following SS_n falling edge. MOSI_rd_data: Checks going to READ_DATA state on receiving 3 MOSI bits equal 111 following SS_n falling edge. no_add_add: Slave cannot go through two consecutive READ_ADD sequences. no_data_data: Slave cannot go through two consecutive READ_DATA sequences.</p> <p>Property (Outputs): rx_rd_add: Checks that 1st 2 bits of rx_data equal 10 when the slave is in READ_ADD state. rx_rd_data: Checks that 1st 2 bits of rx_data equal 11 when the slave is in READ_DATA state. rx_tx: Checks that rx_valid cannot be high when tx_valid is high.</p>
Write_Read_Operation	Refer to (Write_Only_Operation) and (Read_Only_Operation) functional coverage.		Refer to (Write_Only_Operation) and (Read_Only_Operation) assertions. +
Main Sequence	<p>Refer to (Write_Only_Operation) and (Read_Only_Operation) functional coverage.</p> <p>+</p> <p>Included in Cross Coverage: cross_MOSI_SS_rst: All combinations of control signals are covered.</p>		<p>Property (States): CHK_first: Slave must always go from IDLE to CHK_CMD.</p> <p>Property (Outputs): rx_chk: rx_valid cannot be high at any checking state. MISO_rd_only: MISO cannot be high at any state other than READ_DATA.</p>

BUG REPORT

Bug	Original Code	Fix	Lines (Original Version)	Lines (Edited Version)
Parameter (ADDR_SIZE) should be instead of the actual size to respond correctly to changes in parameters	<pre> READ_DATA: if(~SS_n && start_to_take start_to_give) begin ns <= READ_DATA; end else begin ns <= IDLE; end CHK_CMD: if(~SS_n) && (MOSI == 1) && rd_addr_received begin ns <= READ_DATA; end else if(~SS_n) && (MOSI == 1) begin ns <= READ_ADD; end else if(~SS_n) && (MOSI == 0) begin ns <= WRITE; end else if(SS_n) begin ns <= IDLE; end WRITE: if(~SS_n && start_to_give) begin ns <= WRITE; end else begin ns <= IDLE; end </pre>	<pre> READ_DATA: if(~SS_n) begin ns <= IDLE; end else if(start_to_take) begin ns <= READ_DATA; end CHK_CMD: if(~SS_n) ns <= IDLE; else begin if(MOSI) ns <= WAIT_RD; else ns <= WAIT_WR; end WAIT_WR: if(~SS_n MOSI) ns <= IDLE; else ns <= WRITE; WAIT_RD: if(~SS_n ~MOSI) ns <= IDLE; else ns <= WAIT_RD2; WAIT_RD2: if(~SS_n) ns <= IDLE; else begin if(rd_addr_received && MOSI) ns <= READ_DATA; else if(~rd_addr_received && ~MOSI) ns <= READ_ADD; else ns <= IDLE; end </pre>	[42:88]	[152:204]
Next State Logic When First MOSI bit = 0, followed by 1, slave enters WRITE state and sends a read signal to RAM. When First MOSI bit = 1, followed by 0, slave enters READ_ADD-READ_DATA states and sends a write signal to RAM. When previous first 3 MOSI bits equaled 110 directing slave to READ_ADD state. After next SS_n falling edge MOSI bits equaled 110 again, entering READ_DATA state but sends read address signal to RAM.	<pre> always@{posedge clk} begin if([start_to_give==1] && ~SS_n) begin rx_data <= {rx_data[ADDR_SIZE-1:0],MOSI}; if(i==ADDR_SIZE+1) begin i<0; rx_valid=1; start_to_give=0; end else begin i<=i+1; rx_valid=0; end else begin rx_valid<0; if((cs == CHK_CMD) && (SS_n == 0)) start_to_give=1; end end </pre>	<pre> if(start_to_give) begin rx_temp <= {rx_temp[ADDR_SIZE-1:0],MOSI}; if(i==ADDR_SIZE) begin i<0; start_to_give=0; if(rx_valid && (cs == READ_DATA)) rx_valid <= 0; else rx_valid <= 1; end else begin i <= i + 1; rx_valid <= 0; end end else begin rx_valid <= 0; if((cs == WAIT_WR) && ~MOSI) ((cs == WAIT_RD) && MOSI)) begin start_to_give=1; i <= 0; end end end assign rx_data = (cs == READ_ADD) (cs == READ_DATA) ? {1'b1, rx_temp[1]:rx_temp[0]} : {1'b0, rx_temp[0]}; </pre>	[97:115]	27 [231:249] 293

BUG REPORT

Bug	Original Code	Fix	Lines (Original Version)	Lines (Edited Version)
Outputs do not reset to zero on reset assertion		<pre> always@{(posedge clk or negedge rst_n)} begin if(cs == IDLE) begin rx_temp <= 0; rx_valid <= 0; MISO <= 0; start_to_give <= 0; start_to_take <= 0; temp <= 0; end end always@{(posedge clk or negedge rst_n)} begin if(~rst_n SS_n) begin rx_temp <= 0; rx_valid <= 0; i <= 0; end end always@ (posedge tx_valid or negedge rst_n)begin if(~rst_n) begin temp <= 0; start_to_take <= 0; rd_addr_received <= 0; end end always@{(posedge clk or negedge rst_n)} begin if(~rst_n SS_n) begin MISO <= 0; ... end end </pre>		
MISO bits are reversed when reading tx_data Last bit in tx_data is not read	<pre> always@{[start_to_take,posedge clk]} begin if([start_to_take==1 && ~SS_n]) begin MISO <= temp[0]; temp <= {1'b0,temp[ADDR_SIZE-1:1]}; if(j == ADDR_SIZE-1) begin start_to_take <= 0; j <= 0; end else begin j <= j + 1; end end end </pre>	<pre> if(tx_valid && start_to_take) begin MISO <= temp[ADDR_SIZE-1]; temp <= {temp[ADDR_SIZE-2:0], 1'b0}; if(j == ADDR_SIZE) begin start_to_take <= 0; j <= 0; end else begin j <= j + 1; end end else begin MISO <= 0; start_to_take <= 0; j <= 0; end </pre>	[124:136]	[273:288]

always @{[start_to_take,posedge clk]} begin
 if([start_to_take==1 && ~SS_n]) begin
 MISO <= temp[0];
 temp <= {1'b0,temp[ADDR_SIZE-1:1]};
 if(j == ADDR_SIZE-1) begin
 start_to_take <= 0;
 j <= 0;
 end
 else begin
 j <= j + 1;
 end
 end
end

always@{(posedge clk or negedge rst_n)} begin
 if(~rst_n || SS_n) begin
 rx_temp <= 0;
 rx_valid <= 0;
 i <= 0;
 end
end

always@ (posedge tx_valid or negedge rst_n)begin
 if(~rst_n) begin
 temp <= 0;
 start_to_take <= 0;
 rd_addr_received <= 0;
 end
end

always@{(posedge clk or negedge rst_n)} begin
 if(~rst_n || SS_n) begin
 MISO <= 0;
 start_to_take <= 0;
 j <= 0;
 end
end

CODE SNIPPETS

TOP MODULE

```

1 import slave_test_pkg::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 module slave_top;
6     bit clk;
7
8     initial begin
9         forever #1 clk = ~clk;
10    end
11
12    slave_if slaveif (clk);
13    DUT (slaveif);
14
15    slave_ref_if slaverefif (clk);
16    REF (slaverefif);
17
18    initial begin
19        uvm_config_db#(virtual slave_if)::set(null, "uvm_test_top", "SLAVE_IF", slaveif);
20        uvm_config_db#(virtual slave_ref_if)::set(null, "uvm_test_top", "SLAVE_REF_IF", slaverefif);
21        run_test("slave_test");
22    end
23
24 endmodule : slave_top

```

INTERFACE

```

1 interface slave_if (clk);
2
3     parameter ADDR_SIZE = 8;
4
5     input clk;
6     bit MOSI, SS_n, rst_n, tx_valid, rx_valid, MISO;
7     logic [ADDR_SIZE-1:0] tx_data;
8     logic [ADDR_SIZE+1:0] rx_data;
9
10
11    modport DUT (output MISO, rx_data, rx_valid,
12                  input clk, rst_n, SS_n, MOSI, tx_valid, tx_data);
13
14 endinterface : slave_if

```

CODE SNIPPETS

DESIGN

Before (Original)

```

30      /////////////////////Original Code///////////////////
31  /*
32
33      always@(posedge clk or negedge rst_n)    begin
34          if(~rst_n)  begin
35              cs <= IDLE ;
36          end
37          else   begin
38              cs <= ns ;
39          end
40      end
41      //Next state logic
42      always@(cs,SS_n,MOSI)    begin
43          case(cs)
44              IDLE:
45                  if(SS_n)      begin
46                      ns <= IDLE ;
47                  end
48                  else   begin
49                      ns <= CHK_CMD ;
50                  end
51              READ_DATA:
52                  if(~SS_n &&( start_to_take || start_to_give ))  begin
53                      ns <= READ_DATA ;
54                  end
55                  else   begin
56                      ns <= IDLE ;
57                  end
58              READ_ADD:
59                  if(~SS_n && start_to_give)  begin
60                      ns <= READ_ADD ;
61                  end
62                  else   begin
63                      ns <= IDLE ;
64                  end
65              CHK_CMD:
66                  if( (~SS_n) && (MOSI == 1) && rd_addr_received )    begin
67                      ns <= READ_DATA ;
68                  end
69                  else if( (~SS_n) && (MOSI == 1) )    begin
70                      ns <= READ_ADD ;
71                  end
72                  else if ( (~SS_n) && (MOSI == 0) )  begin
73                      ns <= WRITE ;
74                  end
75                  else if (SS_n)  begin
76                      ns <= IDLE ;
77                  end

```

CODE SNIPPETS

DESIGN

Before (Original)

```

78          WRITE:
79          if(~SS_n && start_to_give)  begin
80              ns <= WRITE ;
81          end
82          else   begin
83              ns <= IDLE ;
84          end
85
86          default: ns <= IDLE;
87      endcase
88  end
89
90  always @ (posedge clk) begin
91      if (cs == READ_ADD)
92          rd_addr_received=1;
93      else if (cs == READ_DATA)
94          rd_addr_received=0;
95  end
96
97  always@(posedge clk)    begin
98      if (start_to_give ==1 && ~SS_n) begin
99          rx_data <= {rx_data[ADDR_SIZE:0],MOSI};           //param
100         if (i==ADDR_SIZE+1) begin                         //param
101             i<=0;
102             rx_valid =1;
103             start_to_give <= 0;
104         end
105         else   begin
106             i <= i + 1 ;
107             rx_valid <= 0;
108         end
109     end
110     else begin
111         rx_valid <=0;
112         if((cs == CHK_CMD) && (SS_n == 0))
113             start_to_give <= 1;
114     end
115 end

```

CODE SNIPPETS

DESIGN

Before (Original)

```
117
118
119     always@ (posedge tx_valid)begin
120         start_to_take <=1;
121         temp <= tx_data;
122     end
123
124     always@(start_to_take,posedge clk)  begin
125         if (start_to_take==1 && ~SS_n) begin
126             MISO <= temp[0];
127             temp <= {1'b0,temp[ADDR_SIZE-1:1]};           //param
128             if (j == ADDR_SIZE-1)   begin                  //param
129                 start_to_take <= 0 ;
130                 j <= 0;
131             end
132             else begin
133                 j <= j + 1 ;
134             end
135         end
136     end
137     */
138     /////////////////////////////////
139 
```

CODE SNIPPETS

DESIGN

After (Edited)

```

132      /////////////////////////Edited Code////////////////////////////
133
134      always@(posedge intr.clk or negedge intr.rst_n) begin
135          if(~intr.rst_n) begin
136              cs <= IDLE ;
137          end
138          else begin
139              cs <= ns ;
140          end
141      end
142      //Next state logic
143      always@(cs,intr.SS_n,intr.MOSI) begin
144          case(cs)
145              IDLE:
146                  if(intr.SS_n)      begin
147                      ns <= IDLE ;
148                  end
149                  else begin
150                      ns <= CHK_CMD ;
151                  end
152              READ_DATA:
153                  if(intr.SS_n)  begin
154                      ns <= IDLE;
155                  end
156                  else if( start_to_take )   begin
157                      ns <= READ_DATA ;
158                  end
159              READ_ADD:
160                  if(~intr.SS_n && start_to_give) begin
161                      ns <= READ_ADD ;
162                  end
163                  else if(intr.SS_n)  begin
164                      ns <= IDLE ;
165                  end
166              CHK_CMD:
167                  if(intr.SS_n) ns <= IDLE;
168                  else begin
169                      if(intr.MOSI) ns <= WAIT_RD;
170                      else ns <= WAIT_WR;
171                  end
172              WAIT_WR:
173                  if(intr.SS_n || intr.MOSI) ns <= IDLE;
174                  else ns <= WRITE;
175              WAIT_RD:
176                  if(intr.SS_n || ~intr.MOSI) ns <= IDLE;
177                  else ns <= WAIT_RD2;

```

CODE SNIPPETS

DESIGN

After (Edited)

```

178         WAIT_RD2:
179             if(intr.SS_n) ns <= IDLE;
180             else begin
181                 if(rd_addr_received && intr.MOSI) ns <= READ_DATA;
182                 else if(~rd_addr_received && ~intr.MOSI) ns <= READ_ADD;
183                 else ns <= IDLE;
184             end
185             WRITE:
186             if(~intr.SS_n && start_to_give) begin
187                 ns <= WRITE ;
188             end
189             else if(intr.SS_n) begin
190                 ns <= IDLE ;
191             end
192
193             default: ns <= IDLE;
194         endcase
195     end
196
197     always @(posedge intr.clk or negedge intr.rst_n) begin
198         if(cs == IDLE) begin
199             rx_temp <= 0;
200             intr.rx_valid <= 0;
201             intr.MISO <= 0;
202             start_to_give <= 0;
203             start_to_take <= 0;
204             temp <= 0;
205         end
206     end
207
208     always @(posedge intr.clk or negedge intr.rst_n) begin
209         if(!intr.rst_n) rd_addr_received=0;
210         else begin
211             if (cs == READ_ADD)
212                 rd_addr_received=1;
213             else if (cs == READ_DATA)
214                 rd_addr_received=0;
215         end
216     end

```

CODE SNIPPETS

DESIGN

After (Edited)

```

218     always@(posedge intr.clk or negedge intr.rst_n) begin
219         if(~intr.rst_n || intr.SS_n) begin
220             rx_temp <= 0;
221             intr.rx_valid <= 0;
222             i <= 0;
223         end
224         else begin
225             if (start_to_give) begin
226                 rx_temp <= {rx_temp[intr.ADDR_SIZE-1:0],intr.MOSI}; //param
227                 if (i==intr.ADDR_SIZE) begin //param
228                     i<=0;
229                     start_to_give <= 0;
230                     if(intr.tx_valid && (cs == READ_DATA)) intr.rx_valid <= 0;
231                     else intr.rx_valid <= 1;
232                 end
233                 else begin
234                     i <= i + 1 ;
235                     intr.rx_valid <= 0;
236                 end
237             end
238             else begin
239                 intr.rx_valid <= 0;
240                 if( ((cs == WAIT_WR) && ~intr.MOSI) || ((cs == WAIT_RD) && intr.MOSI) ) begin
241                     start_to_give <= 1;
242                     i <= 0;
243                 end
244             end
245         end
246     end
247
248     always@ (posedge intr.tx_valid or negedge intr.rst_n)begin
249         if(~intr.rst_n) begin
250             temp <= 0;
251             start_to_take <=0;
252             rd_addr_received <= 0;
253         end
254         else if(cs == READ_DATA) begin
255             start_to_take <=1;
256             temp <= intr.tx_data;
257         end
258         else start_to_take <= 0;
259     end

```

CODE SNIPPETS

DESIGN

After (Edited)

```
261     always@(posedge intr.clk or negedge intr.rst_n) begin
262         if(~intr.rst_n || intr.SS_n) begin
263             intr.MISO <= 0;
264             start_to_take <= 0;
265             j <= 0;
266         end
267         else begin
268             if (intr.tx_valid && start_to_take) begin
269                 intr.MISO <= temp[intr.ADDR_SIZE-1];
270                 temp <= {temp[intr.ADDR_SIZE-2:0], 1'b0};    //param
271                 if (j == intr.ADDR_SIZE)      begin          //param
272                     start_to_take <= 0 ;
273                     j <= 0;
274                 end
275                 else begin
276                     j <= j + 1 ;
277                 end
278             end
279             else begin
280                 intr.MISO <= 0;
281                 start_to_take <= 0;
282                 j <= 0;
283             end
284         end
285     end
286
287
288     assign intr.rx_data = ((cs == READ_ADD) || (cs == READ_DATA)) ? {1'b1, rx_temp} : (cs == WRITE) ? {1'b0, rx_temp} : 0;
289
```

CODE SNIPPETS

TEST

```

1 package slave_test_pkg;
2 import uvm_pkg::*;
3 import slave_env_pkg::*;
4 import slave_config_pkg::*;
5 import slave_sequence_pkg::*;
6 `include "uvm_macros.svh"
7
8 class slave_test extends uvm_test;
9   `uvm_component_utils(slave_test)
10
11   slave_env env_s;
12   slave_config slave_cfg;
13
14   slave_reset_sequence reset_seq;
15   slave_write_only_sequence write_only_seq;
16   slave_read_only_sequence read_only_seq;
17   slave_write_read_sequence write_read_seq;
18   slave_main_sequence main_seq;
19
20
21   function new(string name = "slave_test", uvm_component parent = null);
22     super.new(name, parent);
23   endfunction : new
24
25   function void build_phase(uvm_phase phase);
26     super.build_phase(phase);
27     env_s = slave_env::type_id::create("env_s", this);
28     slave_cfg = slave_config::type_id::create("slave_cfg", this);
29
30     reset_seq      = slave_reset_sequence::type_id::create("reset_seq", this);
31     write_only_seq = slave_write_only_sequence::type_id::create("write_only_seq", this);
32     read_only_seq  = slave_read_only_sequence::type_id::create("read_only_seq", this);
33     write_read_seq = slave_write_read_sequence::type_id::create("write_read_seq", this);
34     main_seq       = slave_main_sequence::type_id::create("main_seq", this);
35
36     slave_cfg.active = UVM_ACTIVE;
37
38     if(!uvm_config_db #(virtual slave_if)::get(this, "", "SLAVE_IF", slave_cfg.slave_vif))
39       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (DUT) from the uvm_config_db");
40
41     if(!uvm_config_db #(virtual slave_ref_if)::get(this, "", "SLAVE_REF_IF", slave_cfg.slave_ref_vif))
42       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (REF) from the uvm_config_db");
43
44     uvm_config_db #(slave_config)::set(this, "*", "SLAVE_CFG", slave_cfg);
45
46     //set_report_verbosity_level_hier(UVM_HIGH);
47   endfunction
48
49   task run_phase(uvm_phase phase);
50     super.run_phase(phase);
51     phase.raise_objection(this);
52     `uvm_info("run_phase", "Reset Asserted", UVM_LOW);
53     reset_seq.start(env_s.agt.sqr);
54     `uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
55
56     `uvm_info("run_phase", "Stimulus Generation Started", UVM_LOW);
57
58     `uvm_info("run_phase", "Testing Write-Only Operations", UVM_LOW);
59     write_only_seq.start(env_s.agt.sqr);
60
61     `uvm_info("run_phase", "Testing Read-Only Operations", UVM_LOW);
62     read_only_seq.start(env_s.agt.sqr);
63
64     `uvm_info("run_phase", "Testing Write-Read Operations", UVM_LOW);
65     write_read_seq.start(env_s.agt.sqr);
66
67     `uvm_info("run_phase", "Main Sequence (Complete Randomization)", UVM_LOW);
68     main_seq.start(env_s.agt.sqr);
69
70     `uvm_info("run_phase", "Stimulus Generation Ended", UVM_LOW);
71     phase.drop_objection(this);
72   endtask : run_phase
73
74 endclass : slave_test
75
76 endpackage : slave_test_pkg

```

CODE SNIPPETS

CONFIGURATION OBJECT

```
1 package slave_config_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 class slave_config extends uvm_object;
6     `uvm_object_utils(slave_config)
7
8     virtual slave_if slave_vif;
9     virtual slave_ref_if slave_ref_vif;
10    uvm_active_passive_enum active;
11
12    function new(string name = "slave_config");
13        super.new(name);
14    endfunction : new
15
16    endclass : slave_config
17
18 endpackage : slave_config_pkg
```

CODE SNIPPETS

ENVIRONMENT

```
1 package slave_env_pkg;
2 import uvm_pkg::*;
3 import slave_agent_pkg::*;
4 import slave_scoreboard_pkg::*;
5 import slave_coverage_pkg::*;
6 `include "uvm_macros.svh"
7
8     class slave_env extends uvm_env;
9         `uvm_component_utils(slave_env);
10
11         slave_agent agt;
12         slave_scoreboard sb;
13         slave_coverage cov;
14
15         function new(string name = "slave_env", uvm_component parent = null);
16             super.new(name, parent);
17         endfunction : new
18
19         function void build_phase(uvm_phase phase);
20             super.build_phase(phase);
21             agt = slave_agent::type_id::create("agt", this);
22             sb = slave_scoreboard::type_id::create("sb", this);
23             cov = slave_coverage::type_id::create("cov", this);
24         endfunction
25
26         function void connect_phase(uvm_phase phase);
27             super.connect_phase(phase);
28             agt.agt_ap.connect(sb.sb_export);
29             agt.agt_ap.connect(cov.cov_export);
30         endfunction : connect_phase
31
32     endclass : slave_env
33 endpackage : slave_env_pkg
```

CODE SNIPPETS



AGENT

```

1  package slave_agent_pkg;
2  import uvm_pkg::*;
3  import slave_driver_pkg::*;
4  import slave_sequencer_pkg::*;
5  import slave_monitor_pkg::*;
6  import slave_config_pkg::*;
7  import slave_sequence_item_pkg::*;
8
9 `include "uvm_macros.svh"
10
11 class slave_agent extends uvm_agent;
12   `uvm_component_utils(slave_agent)
13
14   slave_driver drv;
15   slave_sequencer sqr;
16   slave_monitor mon;
17   slave_config slave_cfg;
18   uvm_analysis_port #(slave_sequence_item) agt_ap;
19
20   function new(string name = "slave_agent", uvm_component parent = null);
21     super.new(name, parent);
22   endfunction : new
23
24   function void build_phase(uvm_phase phase);
25     super.build_phase(phase);
26     slave_cfg = slave_config::type_id::create("slave_cfg", this);
27     if(!uvm_config_db#(slave_config)::get(this, "", "SLAVE_CFG", slave_cfg))
28       `uvm_fatal("build_phase", "Agent - Unable to get Slave Configuration Object.");
29
30     if(slave_cfg.active) begin
31       drv = slave_driver::type_id::create("drv", this);
32       sqr = slave_sequencer::type_id::create("sqr", this);
33     end
34     mon = slave_monitor::type_id::create("mon", this);
35
36     agt_ap = new("agt_ap", this);
37   endfunction : build_phase
38
39   function void connect_phase(uvm_phase phase);
40     super.connect_phase(phase);
41     if(slave_cfg.active) begin
42       drv.slave_drv_vif = slave_cfg.slave_vif;
43       drv.slave_ref_drv_vif = slave_cfg.slave_ref_vif;
44       drv.seq_item_port.connect(sqr.seq_item_export);
45     end
46     mon.slave_mon_vif = slave_cfg.slave_vif;
47     mon.slave_ref_mon_vif = slave_cfg.slave_ref_vif;
48     mon.mon_ap.connect(agt_ap);
49   endfunction : connect_phase
50
51   endclass : slave_agent
52
53 endpackage : slave_agent_pkg

```

CODE SNIPPETS

SEQUENCE ITEM

```

1 package slave_sequence_item_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 `include "uvm_macros.svh"
5
6 class slave_sequence_item extends uvm_sequence_item;
7     `uvm_object_utils(slave_sequence_item)
8
9     rand bit MOSI, SS_n, rst_n, tx_valid;
10    rand logic [ADDR_SIZE-1:0] tx_data;
11
12    bit rx_valid, rx_valid_ref, MISO, MISO_ref;
13    logic [ADDR_SIZE+1:0] rx_data, rx_data_ref;
14
15    //state_e cs, ns;
16
17    rand bit [1:0] selector_tx;
18
19    function new(string name = "slave_sequence_item");
20        super.new(name);
21    endfunction : new
22
23    function string convert2string();
24        return $sformatf("%s    rst_n = %0b%0b,    SS_n = %0b%0b,    MOSI = %0b%0b,    tx_valid = %0b%0b,    tx_data = %0x%0h,    MISO = %0b%0b",
25                                super.convert2string(), rst_n, SS_n, MOSI, tx_valid, tx_data, MISO, rx_valid, rx_data);
26    endfunction : convert2string
27
28    function string convert2string_stimulus();
29        return $sformatf("rst_n = %0b%0b,    SS_n = %0b%0b,    MOSI = %0b%0b,    tx_valid = %0b%0b,    tx_data = %0x%0h",
30                                rst_n, SS_n, MOSI, tx_valid, tx_data);
31    endfunction : convert2string_stimulus
32
33    //Constraints
34    constraint rst_c {
35        rst_n      dist {0:=5, 1:=95};                                //rst_n is inactive most of the time
36    }
37
38    constraint SS_c {
39        SS_n       dist {0:=90, 1:=10};                                //SS_n is active most of the time
40    }
41
42    constraint tx {
43        tx_valid    dist {0:=70, 1:=30};                                //tx_valid is inactive most of the time
44        selector_tx dist {0:=30, 1:=30, [2:3]:=40};
45
46        if(selector_tx == 0) tx_data inside {ALL_ONES, ZERO};
47        if(selector_tx == 1) $countones(tx_data) == 1;
48    }
49
50
51    endclass : slave_sequence_item
52
53 endpackage : slave_sequence_item_pkg

```

CODE SNIPPETS



SEQUENCE

```

1 package slave_sequence_pkg;
2 import uvm_pkg::*;
3 import slave_sequence_item_pkg::*;
4 import shared_pkg::*;
5 `include "uvm_macros.svh"
6
7 parameter TESTS = 3000;
8
9 class slave_reset_sequence extends uvm_sequence #(slave_sequence_item);
10    `uvm_object_utils(slave_reset_sequence)
11
12    slave_sequence_item seq_item;
13
14    function new(string name = "slave_reset_sequence");
15        super.new(name);
16    endfunction : new
17
18    task body();
19        repeat(TESTS/10) begin
20            seq_item = slave_sequence_item::type_id::create("seq_item");
21            start_item(seq_item);
22            seq_item.constraint_mode(0);
23            assert(seq_item.randomize() with {rst_n == 0;});
24            finish_item(seq_item);
25        end
26    endtask : body
27
28 endclass : slave_reset_sequence
29
30
31
32 class slave_write_only_sequence extends uvm_sequence #(slave_sequence_item);
33    `uvm_object_utils(slave_write_only_sequence)
34
35    slave_sequence_item seq_item;
36
37    function new(string name = "slave_write_only_sequence");
38        super.new(name);
39    endfunction : new
40
41    task body();
42        repeat(TESTS) begin
43            write_add_seq(seq_item);
44            write_data_seq(seq_item);
45        end
46    endtask : body

```

CODE SNIPPETS



SEQUENCE

```

48 ///////////////////////////////////////////////////////////////////START & END/////////////////////////////////////////////////////////////////
49 task start_seq(slave_sequence_item seq_item);
50     seq_item = slave_sequence_item::type_id::create("seq_item");
51     start_item(seq_item);
52     assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
53     finish_item(seq_item);
54 endtask : start_seq
55
56 task end_seq(slave_sequence_item seq_item);
57     seq_item = slave_sequence_item::type_id::create("seq_item");
58     start_item(seq_item);
59     assert(seq_item.randomize() with {rst_n == 1; SS_n == 1;});
60     finish_item(seq_item);
61 endtask : end_seq
62
63 ///////////////////////////////////////////////////////////////////WRITE_ADDRESS/////////////////////////////////////////////////////////////////
64 task write_addr_seq(slave_sequence_item seq_item);
65     start_seq(seq_item);
66     repeat(3) begin
67         seq_item = slave_sequence_item::type_id::create("seq_item");
68         start_item(seq_item);
69         assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;});
70         finish_item(seq_item);
71     end
72
73     repeat(ADDR_SIZE) begin
74         seq_item = slave_sequence_item::type_id::create("seq_item");
75         start_item(seq_item);
76         assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
77         finish_item(seq_item);
78     end
79     end_seq(seq_item);
80 endtask : write_addr_seq
81
82 ///////////////////////////////////////////////////////////////////WRITE_DATA/////////////////////////////////////////////////////////////////
83 task write_data_seq(slave_sequence_item seq_item);
84     start_seq(seq_item);
85     repeat(2) begin
86         seq_item = slave_sequence_item::type_id::create("seq_item");
87         start_item(seq_item);
88         assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;});
89         finish_item(seq_item);
90     end
91
92     seq_item = slave_sequence_item::type_id::create("seq_item");
93     start_item(seq_item);
94     assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;});
95     finish_item(seq_item);
96
97     repeat(ADDR_SIZE) begin
98         seq_item = slave_sequence_item::type_id::create("seq_item");
99         start_item(seq_item);
100        assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
101        finish_item(seq_item);
102    end
103    end_seq(seq_item);
104 endtask : write_data_seq

```

CODE SNIPPETS



SEQUENCE

```

110  class slave_read_only_sequence extends uvm_sequence #(slave_sequence_item);
111    `uvm_object_utils(slave_read_only_sequence)
112
113    slave_sequence_item seq_item;
114
115    function new(string name = "slave_read_only_sequence");
116      super.new(name);
117    endfunction : new
118
119    task body();
120      repeat(TESTS) begin
121        read_add_seq(seq_item);
122        read_data_seq(seq_item);
123      end
124    endtask : body
125
126
127    ////////////////////READ_ADDRESS/////////////////
128    task read_add_seq(slave_sequence_item seq_item);
129      start_seq(seq_item);
130      repeat(2) begin
131        seq_item = slave_sequence_item::type_id::create("seq_item");
132        start_item(seq_item);
133        assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;});
134        finish_item(seq_item);
135      end
136
137      seq_item = slave_sequence_item::type_id::create("seq_item");
138      start_item(seq_item);
139      assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 0;});
140      finish_item(seq_item);
141
142      repeat(ADDR_SIZE) begin
143        seq_item = slave_sequence_item::type_id::create("seq_item");
144        start_item(seq_item);
145        assert(seq_item.randomize() with {rst_n == 1; SS_n == 0;});
146        finish_item(seq_item);
147      end
148      end_seq(seq_item);
149    endtask : read_add_seq
150
151
152    ////////////////////READ_DATA/////////////////
153    task read_data_seq(slave_sequence_item seq_item);
154      start_seq(seq_item);
155      repeat(3) begin
156        seq_item = slave_sequence_item::type_id::create("seq_item");
157        start_item(seq_item);
158        assert(seq_item.randomize() with {rst_n == 1; SS_n == 0; MOSI == 1;});
159        finish_item(seq_item);
160      end
161
162      end_seq(seq_item);
163    endtask : read_data_seq
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191  endclass : slave_read_only_sequence

```

CODE SNIPPETS



SEQUENCE

```

195 class slave_write_read_sequence extends uvm_sequence #(slave_sequence_item);
196   `uvm_object_utils(slave_write_read_sequence)
197
198   slave_sequence_item seq_item;
199
200   function new(string name = "slave_write_read_sequence");
201     super.new(name);
202   endfunction : new
203
204   task body();
205     repeat(TESTS) begin
206       case($urandom_range(0,3))
207         0: write_add_seq(seq_item);
208         1: write_data_seq(seq_item);
209         2: read_add_seq(seq_item);
210         3: read_data_seq(seq_item);
211       endcase //seq_item.selector_seq
212     end
213   endtask : body
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347 endpackage : slave_sequence_pkg

```

CODE SNIPPETS

SEQUENCER

```
1 package slave_sequencer_pkg;
2 import slave_sequence_item_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5
6 class slave_sequencer extends uvm_sequencer #(slave_sequence_item);
7     `uvm_component_utils(slave_sequencer)
8
9     function new(string name = "slave_sequencer", uvm_component parent = null);
10         super.new(name, parent);
11     endfunction : new
12
13 endclass : slave_sequencer
14
15 endpackage : slave_sequencer_pkg
```

CODE SNIPPETS

DRIVER

```

1 package slave_driver_pkg;
2 import slave_sequence_item_pkg::*;
3 import shared_pkg::*;
4 import uvm_pkg::*;
5 `include "uvm_macros.svh"
6
7 class slave_driver extends uvm_driver #(slave_sequence_item);
8     `uvm_component_utils(slave_driver)
9
10    virtual slave_if slave_drv_vif;
11    virtual slave_ref_if slave_ref_drv_vif;
12
13    slave_sequence_item stim_seq_item;
14
15    function new(string name = "slave_driver", uvm_component parent = null);
16        super.new(name, parent);
17    endfunction : new
18
19    task run_phase(uvm_phase phase);
20        super.run_phase(phase);
21        forever begin
22            stim_seq_item = slave_sequence_item::type_id::create("stim_seq_item");
23            seq_item_port.get_next_item(stim_seq_item);
24            //DUT
25            slave_drv_vif.rst_n      = stim_seq_item.rst_n;
26            slave_drv_vif.SS_n       = stim_seq_item.SS_n;
27            slave_drv_vif.MOSI       = stim_seq_item.MOSI;
28            slave_drv_vif.tx_valid   = stim_seq_item.tx_valid;
29            slave_drv_vif.tx_data    = stim_seq_item.tx_data;
30
31            //REF
32            slave_ref_drv_vif.rst_n   = stim_seq_item.rst_n;
33            slave_ref_drv_vif.SS_n     = stim_seq_item.SS_n;
34            slave_ref_drv_vif.MOSI     = stim_seq_item.MOSI;
35            slave_ref_drv_vif.tx_valid = stim_seq_item.tx_valid;
36            slave_ref_drv_vif.tx_data  = stim_seq_item.tx_data;
37
38            @(negedge slave_drv_vif.clk);
39            seq_item_port.item_done();
40            `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);
41        end
42    endtask : run_phase
43
44 endclass : slave_driver
45
46 endpackage : slave_driver_pkg

```

CODE SNIPPETS



MONITOR

```

1 package slave_monitor_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 import slave_sequence_item_pkg::*;
5
6 `include "uvm_macros.svh"
7
8 class slave_monitor extends uvm_monitor;
9   `uvm_component_utils(slave_monitor)
10
11   slave_sequence_item rsp_seq_item;
12   virtual slave_if slave_mon_vif;
13   virtual slave_ref_if slave_ref_mon_vif;
14   uvm_analysis_port #(slave_sequence_item) mon_ap;
15
16   function new(string name = "slave_monitor", uvm_component parent = null);
17     super.new(name, parent);
18   endfunction : new
19
20   function void build_phase(uvm_phase phase);
21     super.build_phase(phase);
22     mon_ap = new("mon_ap", this);
23   endfunction : build_phase
24
25   task run_phase(uvm_phase phase);
26     super.run_phase(phase);
27
28     forever begin
29       rsp_seq_item = slave_sequence_item::type_id::create("rsp_seq_item");
30       @(negedge slave_mon_vif.clk);
31       rsp_seq_item.rst_n          = slave_mon_vif.rst_n;
32       rsp_seq_item.SS_n           = slave_mon_vif.SS_n;
33       rsp_seq_item.MOSI          = slave_mon_vif.MOSI;
34       rsp_seq_item.tx_valid      = slave_mon_vif.tx_valid;
35       rsp_seq_item.tx_data       = slave_mon_vif.tx_data;
36       rsp_seq_item.MISO          = slave_mon_vif.MISO;
37       rsp_seq_item.rx_valid      = slave_mon_vif.rx_valid;
38       rsp_seq_item.rx_data       = slave_mon_vif.rx_data;
39       rsp_seq_item.MISO_ref      = slave_ref_mon_vif.MISO_ref;
40       rsp_seq_item.rx_valid_ref  = slave_ref_mon_vif.rx_valid_ref;
41       rsp_seq_item.rx_data_ref   = slave_ref_mon_vif.rx_data_ref;
42
43       mon_ap.write(rsp_seq_item);
44       `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);
45     end
46   endtask : run_phase
47
48 endclass : slave_monitor
49
50 endpackage : slave_monitor_pkg

```

CODE SNIPPETS

SCOREBOARD

```

1 package slave_scoreboard_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 import slave_sequence_item_pkg::*;
5
6 `include "uvm_macros.svh"
7
8 class slave_scoreboard extends uvm_scoreboard;
9   `uvm_component_utils(slave_scoreboard);
10
11   slave_sequence_item sb_seq_item;
12   uvm_analysis_export #(slave_sequence_item) sb_export;
13   uvm_tlm_analysis_fifo #(slave_sequence_item) sb_fifo;
14
15   bit data_addr;
16
17   int correct_count_rxdata, error_count_rxdata;
18   int correct_count_rxvalid, error_count_rxvalid;
19   int correct_count_MISO, error_count_MISO;
20
21
22   function new(string name = "slave_scoreboard", uvm_component parent = null);
23     super.new(name, parent);
24   endfunction : new
25
26   function void build_phase(uvm_phase phase);
27     super.build_phase(phase);
28     sb_export = new("sb_export", this);
29     sb_fifo = new("sb_fifo", this);
30   endfunction : build_phase
31
32   function void connect_phase(uvm_phase phase);
33     super.connect_phase(phase);
34     sb_export.connect(sb_fifo.analysis_export);
35   endfunction : connect_phase
36
37
38   task run_phase(uvm_phase phase);
39     super.run_phase(phase);
40     forever begin
41       sb_fifo.get(sb_seq_item);
42
43       if(sb_seq_item.rx_valid !== sb_seq_item.rx_valid_ref) begin
44         `uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_valid-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.ref.convert2string()), UVM_HIGH);
45         error_count_rxvalid++;
46       end
47       else begin
48         `uvm_info("run_phase", $sformatf("Correct slave output -rx_valid-: %s", sb_seq_item.convert2string()), UVM_HIGH);
49         connect_count_rxvalid++;
50       if(sb_seq_item.rx_data !== sb_seq_item.rx_data_ref) begin
51         `uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -rx_data-:0x%0h", sb_seq_item.convert2string(), sb_seq_item.ref.convert2string()), UVM_HIGH);
52         error_count_rxdata++;
53       end
54       else begin
55         `uvm_info("run_phase", $sformatf("Correct slave output -rx_data-: %s", sb_seq_item.convert2string()), UVM_HIGH);
56         correct_count_rxdata++;
57       end
58     end
59   end
60
61   if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
62     `uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.convert2string(), sb_seq_item.ref.convert2string()), UVM_HIGH);
63     error_count_MISO++;
64   end
65   else begin
66     `uvm_info("run_phase", $sformatf("Correct slave output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
67     correct_count_MISO++;
68   end
69 end
70
71 endtask : run_phase
72
73 function void report_phase(uvm_phase phase);
74   super.report_phase(phase);
75   `uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_data-: %d", correct_count_rxdata), UVM_MEDIUM);
76   `uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_data-: %d", error_count_rxdata), UVM_MEDIUM);
77   `uvm_info("report_phase", $sformatf("Total Successful Transactions -rx_valid-: %d", correct_count_rxvalid), UVM_MEDIUM);
78   `uvm_info("report_phase", $sformatf("Total Failed Transactions -rx_valid-: %d", error_count_rxvalid), UVM_MEDIUM);
79   `uvm_info("report_phase", $sformatf("Total Successful Transactions -MISO-: %d", correct_count_MISO), UVM_MEDIUM);
80   `uvm_info("report_phase", $sformatf("Total Failed Transactions -MISO-: %d", error_count_MISO), UVM_MEDIUM);
81 endfunction : report_phase
82
83 endclass : slave_scoreboard
84
85 endpackage : slave_scoreboard_pkg

```

CODE SNIPPETS

COVERAGE

```

1 package slave_coverage_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 import slave_sequence_item_pkg::*;
5
6 `include "uvm_macros.svh"
7
8 class slave_coverage extends uvm_component;
9   `uvm_component_utils(slave_coverage);
10
11  uvm_analysis_export #(slave_sequence_item) cov_export;
12  uvm_tlm_analysis_fifo #(slave_sequence_item) cov_fifo;
13
14  slave_sequence_item cov_seq_item;
15
16  covergroup cg;
17
18  ///////////////////////////////////////////////////////////////////Coverpoints/////////////////////////////////////////////////////////////////
19
20  tx_data_cp:  coverpoint cov_seq_item.tx_data{
21    bins Corners  = {ZERO, ALL_ONES, 8'haa, 8'h55}; //Needs to be edited if a different ADDER_SIZE is used
22    bins others[] = default;
23  }
24
25  rx_signal_cp:  coverpoint cov_seq_item.rx_data[ADDR_SIZE+1:ADDR_SIZE] iff(cov_seq_item.rx_valid){
26    bins signal_wr_addr = {2'b00};
27    bins signal_wr_data = {2'b01};
28    bins signal_rd_addr = {2'b10};
29    bins signal_rd_data = {2'b11};
30    bins signal_trans  = {2'b00 => 2'b01 => 2'b10 => 2'b11};
31  }
32
33  rx_data_cp:  coverpoint cov_seq_item.rx_data[ADDR_SIZE-1:0] iff(cov_seq_item.rx_valid){
34    bins Corners  = {ZERO, ALL_ONES, 8'haa, 8'h55}; //Needs to be edited if a different ADDER_SIZE is used
35    bins others[] = default;
36  }
37
38  rst_n_cp:      coverpoint cov_seq_item.rst_n;
39  SS_n_cp:       coverpoint cov_seq_item.SS_n;
40  MOSI_cp:       coverpoint cov_seq_item.MOSI;
41  tx_valid_cp:   coverpoint cov_seq_item.tx_valid;
42
43  ///////////////////////////////////////////////////////////////////Cross Coverage/////////////////////////////////////////////////////////////////
44
45  cross_MOSI_SS_rst:   cross rst_n_cp, SS_n_cp, MOSI_cp;           //All combinations of Control Signals occurred
46
47  cross_rx_signal_data: cross rx_signal_cp, rx_data_cp{               //Output has taken all the required values for expected usage
48    ignore_bins trans = binsof(rx_signal_cp.signal_trans) && binsof(rx_data_cp);
49  }
50
51  cross_tx_valid_data: cross tx_data_cp, tx_valid_cp{                 //All corners of read data came along active tx_valid
52    bins tx_val_data   = binsof(tx_data_cp) && binsof(tx_valid_cp) intersect {1};
53    ignore_bins tx_inv  = binsof(tx_data_cp) && binsof(tx_valid_cp) intersect {0};
54  }
55
56 endgroup
57
58
59 function new(string name = "slave_coverage", uvm_component parent = null);
60   super.new(name, parent);
61   cg = new();
62 endfunction : new
63
64 function void build_phase(uvm_phase phase);
65   super.build_phase(phase);
66   cov_export = new("cov_export", this);
67   cov_fifo = new("cov_fifo", this);
68 endfunction : build_phase
69
70 function void connect_phase(uvm_phase phase);
71   super.connect_phase(phase);
72   cov_export.connect(cov_fifo.analysis_export);
73 endfunction : connect_phase
74
75 task run_phase(uvm_phase phase);
76   super.run_phase(phase);
77   forever begin
78     cov_fifo.get(cov_seq_item);
79     cg.sample();
80   end
81 endtask : run_phase
82
83 endclass : slave_coverage
84
85 endpackage : slave_coverage_pkg

```

CODE SNIPPETS

ASSERTIONS

```

292 `ifdef SIM
293   typedef enum logic [2:0] {IDLE_, READ_DATA_, READ_ADD_, CHK_CMD_, WRITE_, WAIT_WR_, WAIT_RD_, WAIT_RD2_} state_e;
294
295   //For Visual Clarity
296   state_e cs_sva, ns_sva;
297   assign cs_sva = state_e'(cs);
298   assign ns_sva = state_e'(ns);
299
300
301 ////////////////////////////////////////////////////////////////////Checking Stable Cases (IDLE)/////////////////////////////////////////////////////////////////
302
303   //Checks rst_n Functionality - Output Values and State Transitions
304   property reset_asserted;
305     @(posedge intr.clk)
306
307     $fell(intr.rst_n) |-> !(intr.rx_valid || intr.rx_data || intr.MISO) && (cs_sva == IDLE_);
308   endproperty
309
310   //Checks SS_n Functionality - State Transitions
311   property SS_inactive;
312     @(posedge intr.clk) disable iff(!intr.rst_n)
313
314     $rose(intr.SS_n) |=> (cs_sva == IDLE_);
315   endproperty
316
317
318 ////////////////////////////////////////////////////////////////////Checking Original Functionality/////////////////////////////////////////////////////////////////
319
320
321   ////////////////////////////////////////////////////////////////////Checking State Transitions
322
323   //Slave must always go from IDLE to CHK_CMD
324   property CHK_first;
325     @(posedge intr.clk) disable iff(!intr.rst_n)
326
327     $fell(intr.SS_n) |=> (cs_sva == CHK_CMD_);
328   endproperty
329
330   //Slave must always go from CHK_CMD to WAIT_WR if 1st MOSI bit = 0
331   property CHK_WR;
332     @(posedge intr.clk) disable iff(!intr.rst_n)
333
334     $fell(intr.SS_n) #1 (~intr.MOSI && ~intr.SS_n) |=> (cs_sva == WAIT_WR_);
335   endproperty
336
337   //Slave must always go from CHK_CMD to WAIT_RD if 1st MOSI bit = 1
338   property CHK_RD;
339     @(posedge intr.clk) disable iff(!intr.rst_n)
340
341     $fell(intr.SS_n) #1 (intr.MOSI && ~intr.SS_n) |=> (cs_sva == WAIT_RD_);
342   endproperty
343
344
345   //MOSI = 0x
346   property MOSI_wr;
347     @(posedge intr.clk) disable iff(!intr.rst_n)
348
349     $fell(intr.SS_n) #1 (~intr.MOSI && ~intr.SS_n)[*2] |=> (cs_sva == WRITE_);
350   endproperty
351
352   //MOSI = 1x
353   property MOSI_rd;
354     @(posedge intr.clk) disable iff(!intr.rst_n)
355
356     $fell(intr.SS_n) #1 (intr.MOSI && ~intr.SS_n)[*2] |=> (cs_sva == WAIT_RD2_);
357   endproperty
358
359   //MOSI = 10
360   property MOSI_rd_add;
361     @(posedge intr.clk) disable iff(!intr.rst_n)
362
363     ( (cs_sva == READ_DATA_) throughout intr.SS_n[->1] ) ##[1:5] $fell(intr.SS_n) #1 (intr.MOSI && ~intr.SS_n)[*2] #1 (~intr.MOSI && ~intr.SS_n) |=> (cs_sva == READ_ADD_);
364   endproperty
365
366   //MOSI = 11
367   property MOSI_rd_data;
368     @(posedge intr.clk) disable iff(!intr.rst_n)
369
370     ( (cs_sva == READ_ADD_) throughout intr.SS_n[->1] ) ##[1:5] $fell(intr.SS_n) #1 (intr.MOSI && ~intr.SS_n)[*3] |=> (cs_sva == READ_DATA_);
371   endproperty
372
373
374   //((READ_ADD -> READ_ADD) or (READ_DATA -> READ_DATA) must not occur
375   property no_add_add;
376     @(posedge intr.clk) disable iff(!intr.rst_n)
377
378     $fell(intr.SS_n) #1 (!intr.SS_n)[*3] ##1 (cs_sva == READ_ADD_)[*1:$] #1 (intr.SS_n) |=> ( (cs_sva != READ_ADD_) throughout (cs_sva == READ_DATA_)[->1] );
379   endproperty
380
381   property no_data_data;
382     @(posedge intr.clk) disable iff(!intr.rst_n)
383
384     $fell(intr.SS_n) #1 (!intr.SS_n)[*3] ##1 (cs_sva == READ_DATA_)[*1:$] #1 (intr.SS_n) |=> ( (cs_sva != READ_DATA_) throughout (cs_sva == READ_ADD_)[->1] );
385   endproperty
386
387
388

```

CODE SNIPPETS

ASSERTIONS

```


403 //rx_data @(rx_valid == 1) in WRITE state must start with 00 or 01
404 property rx_wr;
405   @(posedge intr.clk) disable iff(!intr.rst_n)
406 
407   (intr.rx_valid && (cs_sva == WRITE_)) |-> ( (intr.rx_data[intr.ADDR_SIZE+1:intr.ADDR_SIZE] == 2'b00) || (intr.rx_data[intr.ADDR_SIZE+1:intr.ADDR_SIZE] == 2'b01) );
408 endproperty
409 
410 //rx_data @(rx_valid == 1) in READ_ADD state must start with 10
411 property rx_rd_addr;
412   @(posedge intr.clk) disable iff(!intr.rst_n)
413 
414   (intr.rx_valid && (cs_sva == READ_ADD_)) |-> (intr.rx_data[intr.ADDR_SIZE+1:intr.ADDR_SIZE] == 2'b10);
415 endproperty
416 
417 //rx_data @(rx_valid == 1) in READ_DATA state must start with 11
418 property rx_rd_data;
419   @(posedge intr.clk) disable iff(!intr.rst_n)
420 
421   (intr.rx_valid && (cs_sva == READ_DATA_)) |-> (intr.rx_data[intr.ADDR_SIZE+1:intr.ADDR_SIZE] == 2'b11);
422 endproperty
423 
424 //rx_valid cannot be high if tx_valid is high
425 property rx_tx;
426   @(posedge intr.clk) disable iff(!intr.rst_n)
427 
428   ($rose(intr.tx_valid) && (cs == READ_DATA_)) |-> (~intr.rx_valid) throughout (~intr.tx_valid || (cs != READ_DATA_))[>1];
429 endproperty
430 
431 //rx_valid cannot be high at any checking state
432 property rx_chk;
433   @(posedge intr.clk) disable iff(!intr.rst_n)
434 
435   ~((cs == WRITE_) || (cs == READ_ADD_) || (cs == READ_DATA_)) |-> (~intr.rx_valid);
436 endproperty

450 //MISO cannot be high at any state other than READ_DATA
451 property MISO_rd_only;
452   @(posedge intr.clk) disable iff(!intr.rst_n || intr.SS_n)
453 
454   ~(cs_sva == READ_DATA_) |-> (~intr.MISO);
455 endproperty


```

WAVEFORM SNIPPETS


Reset Active: Outputs equal Zero



Write Operation



Read Operation



QUESTASIM SNIPPETS

Transcript

```

# UVM_INFO slave_test_pkg.sv(54) @ 600: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO slave_test_pkg.sv(56) @ 600: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO slave_test_pkg.sv(58) @ 600: uvm_test_top [run_phase] Testing Write-Only Operations
# UVM_INFO slave_test_pkg.sv(61) @ 156600: uvm_test_top [run_phase] Testing Read-Only Operations
# UVM_INFO slave_test_pkg.sv(64) @ 372600: uvm_test_top [run_phase] Testing Write-Read Operations
# UVM_INFO slave_test_pkg.sv(67) @ 465300: uvm_test_top [run_phase] Main Sequence (Complete Randomization)
# UVM_INFO slave_test_pkg.sv(70) @ 471300: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 471300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO slave_scoreboard_pkg.sv(117) @ 471300: uvm_test_top.env_s.sb [report_phase] Total Successful Transactions -rx_data-: 13564
# UVM_INFO slave_scoreboard_pkg.sv(118) @ 471300: uvm_test_top.env_s.sb [report_phase] Total Failed Transactions -rx_data-: 0
# UVM_INFO slave_scoreboard_pkg.sv(119) @ 471300: uvm_test_top.env_s.sb [report_phase] Total Successful Transactions -rx_valid-: 235650
# UVM_INFO slave_scoreboard_pkg.sv(120) @ 471300: uvm_test_top.env_s.sb [report_phase] Total Failed Transactions -rx_valid-: 0
# UVM_INFO slave_scoreboard_pkg.sv(121) @ 471300: uvm_test_top.env_s.sb [report_phase] Total Successful Transactions -MISO-: 235650
# UVM_INFO slave_scoreboard_pkg.sv(122) @ 471300: uvm_test_top.env_s.sb [report_phase] Total Failed Transactions -MISO-: 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 18
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 6
# [run_phase] 8
# ** Note: $finish : D:/Qsim_2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 471300 ns Iteration: 61 Instance: /slave_top

```

COVERAGE REPORT

34	=====					
35	--- Instance: /slave_top/DUT					
36	--- Design Unit: work.slave					
37	=====					
38						
39	<i>Assertion Coverage:</i>					
40	Assertions	17	17	0	100.00%	
619	<i>Directive Coverage:</i>					
620	Directives	17	17	0	100.00%	
79	<i>Branch Coverage:</i>					
80	Enabled Coverage	Bins	Hits	Misses	Coverage	
81	-----	-----	-----	-----	-----	
82	Branches	65	65	0	100.00%	
320	<i>Condition Coverage:</i>					
321	Enabled Coverage	Bins	Covered	Misses	Coverage	
322	-----	-----	-----	-----	-----	
323	Conditions	32	32	0	100.00%	
644	<i>FSM Coverage:</i>					
645	Enabled Coverage	Bins	Hits	Misses	Coverage	
646	-----	-----	-----	-----	-----	
647	FSM States	8	8	0	100.00%	
648	FSM Transitions	14	14	0	100.00%	
705	<i>Statement Coverage:</i>					
706	Enabled Coverage	Bins	Hits	Misses	Coverage	
707	-----	-----	-----	-----	-----	
708	Statements	71	71	0	100.00%	
1314	<i>Toggle Coverage:</i>					
1315	Enabled Coverage	Bins	Hits	Misses	Coverage	
1316	-----	-----	-----	-----	-----	
1317	Toggles	84	84	0	100.00%	
3972	<i>Covergroup Coverage:</i>					
3973	Covergroups	1	na	na	100.00%	
3974	Coverpoints/Crosses	10	na	na	na	na
3975	Covergroup Bins	28	28	0	100.00%	

Verification Plan

GENERAL PLAN:

• Checking Results

- Output value is checked against golden model.
- Assertions are used for checking SPI Wrapper behavior.

• Test Cases to Consider

- Reset Signal (rst_n) Functionality across any combination of inputs.
- Normal Write Operation, 1st 2bits of MOSI = 2'b00, then 2'b01 after the next SS_n falling edge.
- Normal Read Operation, 1st 2bits of MOSI = 2'b10, then 2'b11 after the next SS_n falling edge.
- SPI's behavior on transitioning from one sequence to the other.
- SPI's behavior when SS_n stays active after transmission or goes inactive mid-transmission.

• Functional Coverage Main Cover points and Cross Coverage

- All RAM addresses are exercised.
- All Combinations of Control Signals are experienced.
- All addresses/data experienced the effect of rst_n signal.
- All addresses/data experienced the effect of SS_n signal.

• Assertions

- Output must equal zero on reset assertion or when SS_n is inactive.
- Output should only read the data received from RAM when tx_valid is high and should read it correctly.

VERIFICATION REQUIREMENTS

Test Item	Description and Expected Output Behavior	Stimulus Generation
Reset Signal (rst_n)	SPI output (MISO) should reset to zero on reset assertion.	<p>rst_n = 0. All other inputs are randomized under no constraints.</p>
Control Signal (SS_n)	<p>Slave and RAM should stay idle if SS_n is inactive and perform the intended behavior if SS_n is active. Slave and RAM should stay stable if SS_n remained active long after data transmission. Slave should go idle if SS_n is deactivated mid data transmission.</p>	Included in all sequences where SS_n is either active or randomized to be active most of the time.
Write_Only Operation	<p>SS_n should equal 0 throughout the cycle -> 1 after data is collected. Cycle(1): MOSI should equal 0 (WRITE) -> 00 (Send Address) Cycle(2): MOSI should equal 0 (WRITE) -> 01 (Send Data)</p>	<p>rst_n = 1. SS_n is directed to be activated at the beginning of each sequence and deactivated following data transmission. MOSI first 3bits are set to 3'b000 following SS_n activation for sending write address. MOSI first 3bits are set to 3'b001 following SS_n activation for sending write data. MOSI last 8bits are randomized under no constraints.</p>
Read_Only Operation	<p>SS_n should equal 0 throughout the cycle -> 1 after data is collected. Cycle(1): MOSI should equal 1 (READ) -> 10 (Send Address) Cycle(2): MOSI should equal 1 (READ) -> 11 (Receive Data) After [8:10] cycles, MISO bits start to serially read data from the required address in RAM.</p>	<p>rst_n = 1. SS_n is directed to be activated at the beginning of each sequence and deactivated following data transmission. MOSI first 3bits are set to 3'b110 following SS_n activation for sending read address. MOSI first 3bits are set to 3'b111 following SS_n activation and wait for receiving data. MOSI last 8bits are randomized under no constraints.</p>
Write_Read_Operation	<p>SS_n should equal 0 throughout the cycle -> 1 after data is collected. Sequences: (1): MOSI should equal 0 (WRITE) -> 00 (Send Address) (2): MOSI should equal 0 (WRITE) -> 01 (Send Data) (3): MOSI should equal 1 (READ) -> 10 (Send Address) (4): MOSI should equal 1 (READ) -> 11 (Read Data) Slave's behavior should not be affected by the order of different sequences. The slave can't go through two consecutive (READ_ADD) sequences or (READ_DATA) sequences.</p>	<p>rst_n = 1. SS_n is directed to be activated at the beginning of each sequence and deactivated following data transmission. MOSI bits are randomized under no constraints. Slave goes through different sequences (WRITE (Address or Data), READ_ADDR, READ_DATA) in a random manner.</p>
Main Sequence	Same as (Write_Read_Operation) Description.	<p>All inputs are randomized under constraints: <ul style="list-style-type: none"> - rst_n is inactive most of the time. - SS_n is active most of the time. to check for unexpected behavior.</p>

VERIFICATION REQUIREMENTS

Test Item	Functional Coverage	Functionality Check	Assertions
Reset Signal (rst_n)	<p>Included in Cross Coverage: cross_rst_SS: All Combinations of Control Signals are covered. cross_rst_wr_addr: All write addresses (sent by MOSI) experienced the effect of rst_n signal. cross_rst_wr_data: All write data (sent by MOSI) experienced the effect of rst_n signal. cross_rst_rd_addr: All read addresses (sent by MOSI) experienced the effect of rst_n signal.</p>		Property: reset_asserted
Control Signal (SS_n)	<p>Included in Cross Coverage: cross_rst_SS: All Combinations of Control Signals are covered. cross_SS_wr_addr: All write addresses (sent by MOSI) experienced the effect of SS_n signal. cross_SS_wr_data: All write data (sent by MOSI) experienced the effect of SS_n signal. cross_SS_rd_addr: All read addresses (sent by MOSI) experienced the effect of SS_n signal.</p>		Property: SS_inactive
Write_Only Operation	<p>Included in Coverpoints: wr_address_cp: MOSI bits have taken the values required to target all RAM addresses in write operations. wr_data_cp: MOSI bits have taken the values required to write all combinations of data.</p>	Output is checked against golden model.	
Read_Only Operation	<p>Included in Coverpoints: rd_address_cp: MOSI bits have taken the values required to target all RAM addresses in read operations</p>		<p>Property: tx_inactive: MISO bits should equal zero when tx_valid is low MISO_out: Checks MISO reads the intended RAM address correctly.</p>
Write_Read_Operation	Refer to (Write_Only_Operation) and (Read_Only_Operation) functional coverage.		Refer to (Reset Signal), (Control Signal) and (Read_Only_Operation) assertions.
Main Sequence	<p>Refer to (Reset Signal) and (Control Signal) functional coverage.</p> <p>Refer to (Write_Only_Operation) and (Read_Only_Operation) functional coverage.</p>		

BUG REPORT

Bug	Original Code	Fix	Lines (Original Version)	Lines (Edited Version)
Parameter (ADDR_SIZE) should be used instead of the actual size to respond correctly to changes in parameters	wire [7:0] tx_data1; wire [9:0] rx_data1;	parameter ADDR_SIZE = 8; parameter MEM_DEPTH = 256; wire [ADDR_SIZE-1:0] tx_data1; wire [ADDR_SIZE+1:0] rx_data1;	8 10	[18:19] 24 29

CODE SNIPPETS

TOP MODULE

```

1 import SPI_Wrapper_test_pkg::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 module SPI_Wrapper_top;
6     bit clk;
7
8     initial begin
9         forever #1 clk = ~clk;
10    end
11
12    SPI_Wrapper_if SPI_Wrapperif (clk);
13    SPI_Wrapper DUT (SPI_Wrapperif);
14
15    SPI_Wrapper_ref_if SPI_Wrapper_refif (clk);
16    SPI_Wrapper_ref REF (SPI_Wrapper_refif);
17
18    slave_if slaveif (clk);
19    slave DUT (slaveif);
20
21    slave_ref_if slaverefif (clk);
22    slave_ref slaveREF (slaverefif);
23
24    ram_if ramif (clk);
25    ram DUT (ramif);
26
27    ram_ref_if ram_refif (clk);
28    ram_ref ramREF (ram_refif);
29
30    //Design Connections
31    //Slave
32    assign slaveif.rst_n = SPI_Wrapperif.rst_n;
33    assign slaveif.SS_n = SPI_Wrapperif.SS_n;
34    assign slaveif.MOSI = SPI_Wrapperif.MOSI;
35    assign slaveif.tx_valid = SPI_WrapperDUT.tx_valid1;
36    assign slaveif.tx_data = SPI_WrapperDUT.tx_data1;
37    assign SPI_Wrapperif.MISO = slaveif.MISO;
38    assign SPI_WrapperDUT.rx_valid1 = slaveif.rx_valid;
39    assign SPI_WrapperDUT.rx_data1 = slaveif.rx_data;
40
41    //RAM
42    assign ramif.rst_n = SPI_Wrapperif.rst_n;
43    assign ramif.rx_valid = SPI_WrapperDUT.rx_valid1;
44    assign ramif.din = SPI_WrapperDUT.rx_data1;
45    assign SPI_WrapperDUT.tx_valid1 = ramif.tx_valid;
46    assign SPI_WrapperDUT.tx_data1 = ramif.dout;

```

CODE SNIPPETS

TOP MODULE

```

48 //Reference Model Connections
49 //Slave
50 assign slaverefif.rst_n = SPI_Wrapper_refif.rst_n;
51 assign slaverefif.SS_n = SPI_Wrapper_refif.SS_n;
52 assign slaverefif.MOSI = SPI_Wrapper_refif.MOSI;
53 assign slaverefif.tx_valid = SPI_WrapperREF.tx_valid;
54 assign slaverefif.tx_data = SPI_WrapperREF.tx_data;
55 assign SPI_Wrapper_refif.MISO_ref = slaverefif.MISO_ref;
56 assign SPI_WrapperREF.rx_valid = slaverefif.rx_valid_ref;
57 assign SPI_WrapperREF.rx_data = slaverefif.rx_data_ref;
58
59 //RAM
60 assign ram_refif.rst_n = SPI_Wrapper_refif.rst_n;
61 assign ram_refif.rx_valid = SPI_WrapperREF.rx_valid;
62 assign ram_refif.din = SPI_WrapperREF.rx_data;
63 assign SPI_WrapperREF.tx_valid = ram_refif.tx_valid_ref;
64 assign SPI_WrapperREF.tx_data = ram_refif.dout_ref;
65
66 initial begin
67     uvm_config_db#(virtual SPI_Wrapper_if)::set(null, "uvm_test_top", "SPI_Wrapper_IF", SPI_Wrapperif);
68     uvm_config_db#(virtual SPI_Wrapper_ref_if)::set(null, "uvm_test_top", "SPI_Wrapper_REF_IF", SPI_Wrapper_refif);
69     uvm_config_db#(virtual slave_if)::set(null, "uvm_test_top", "SLAVE_IF", slaveif);
70     uvm_config_db#(virtual slave_ref_if)::set(null, "uvm_test_top", "SLAVE_REF_IF", slaverefif);
71     uvm_config_db#(virtual ram_if)::set(null, "uvm_test_top", "RAM_IF", ramif);
72     uvm_config_db#(virtual ram_ref_if)::set(null, "uvm_test_top", "RAM_REF_IF", ram_refif);
73     run_test("SPI_Wrapper_test");
74 end
75
76 endmodule : SPI_Wrapper_top

```

INTERFACE

```

1 interface SPI_Wrapper_if (clk);
2
3     parameter ADDR_SIZE = 8;
4     parameter MEM_DEPTH = 256;
5
6     input clk;
7     bit rst_n, SS_n, MOSI, MISO;
8
9
10    modport DUT (output MISO,
11                  input clk, rst_n, SS_n, MOSI);
12
13 endinterface : SPI_Wrapper_if

```

CODE SNIPPETS

DESIGN

Before (Original)

```

1 module SPI_Wrapper(SPI_Wrapper_if.DUT intr);
2
3   /////////////////////////////////Original Code///////////////////////////////
4
5   /*
6     input MOSI,clk,rst_n,SS_n;
7     output MISO;
8
9     wire [7:0] tx_data1;
10    wire tx_valid1,rx_valid1;
11    wire [9:0] rx_data1;
12
13   slave #(ADDR_SIZE) s1(.MOSI(MOSI),.SS_n(SS_n),.clk(clk),.rst_n(rst_n),.tx_valid(tx_valid1),.tx_data(tx_data1),.rx_data(rx_data1),.rx_valid(rx_valid1),.MISO(MISO));
14   ram #(ADDR_SIZE, .MEM_DEPTH(MEM_DEPTH)) r1(.din(rx_data1),.clk(clk),.rst_n(rst_n),.rx_valid(rx_valid1),.dout(tx_data1),.tx_valid(tx_valid1));
15
16 /////////////////////////////////Original Code///////////////////////////////

```

After (Edited)

```

16 /////////////////////////////////Edited Code///////////////////////////////
17
18   wire [intr.ADDR_SIZE-1:0] tx_data1;
19   wire tx_valid1,rx_valid1;
20   wire [intr.ADDR_SIZE+1:0] rx_data1;
21
22   slave_if #(intr.ADDR_SIZE) s1 (intr.clk);
23   ram_if #(.ADDR_SIZE(intr.ADDR_SIZE), .MEM_DEPTH(intr.MEM_DEPTH)) r1 (intr.clk);
24
25 /////////////////////////////////Edited Code///////////////////////////////

```

CODE SNIPPETS

TEST

```

1 package SPI_Wrapper_test_pkg;
2 import uvm_pkg::*;
3 import SPI_Wrapper_env_pkg::*;
4 import slave_env_pkg::*;
5 import ram_env_pkg::*;
6 import SPI_Wrapper_config_pkg::*;
7 import slave_config_pkg::*;
8 import ram_config_pkg::*;
9 import SPI_Wrapper_sequence_pkg::*;
10 `include "uvm_macros.svh"
11
12 class SPI_Wrapper_test extends uvm_test;
13   `uvm_component_utils(SPI_Wrapper_test)
14
15   SPI_Wrapper_env env;
16   slave_env env_s;
17   ram_env env_r;
18
19   SPI_Wrapper_config SPI_Wrapper_cfg;
20   slave_config slave_cfg;
21   ram_config ram_cfg;
22
23   SPI_Wrapper_reset_sequence reset_seq;
24   SPI_Wrapper_write_only_sequence write_only_seq;
25   SPI_Wrapper_read_only_sequence read_only_seq;
26   SPI_Wrapper_write_read_sequence write_read_seq;
27   SPI_Wrapper_main_sequence main_seq;
28
29
30   function new(string name = "SPI_Wrapper_test", uvm_component parent = null);
31     super.new(name, parent);
32   endfunction : new
33
34   function void build_phase(uvm_phase phase);
35     super.build_phase(phase);
36     env = SPI_Wrapper_env::type_id::create("env", this);
37     env_s = slave_env::type_id::create("env_s", this);
38     env_r = ram_env::type_id::create("env_r", this);
39
40     SPI_Wrapper_cfg = SPI_Wrapper_config::type_id::create("SPI_Wrapper_cfg", this);
41     slave_cfg = slave_config::type_id::create("slave_cfg", this);
42     ram_cfg = ram_config::type_id::create("ram_cfg", this);
43
44     reset_seq = SPI_Wrapper_reset_sequence::type_id::create("reset_seq", this);
45     write_only_seq = SPI_Wrapper_write_only_sequence::type_id::create("write_only_seq", this);
46     read_only_seq = SPI_Wrapper_read_only_sequence::type_id::create("read_only_seq", this);
47     write_read_seq = SPI_Wrapper_write_read_sequence::type_id::create("write_read_seq", this);
48     main_seq = SPI_Wrapper_main_sequence::type_id::create("main_seq", this);
49
50     SPI_Wrapper_cfg.active = UVM_ACTIVE;
51     slave_cfg.active = UVM_PASSIVE;
52     ram_cfg.active = UVM_PASSIVE;
53
54     if(!uvm_config_db #(virtual SPI_Wrapper_if)::get(this, "", "SPI_Wrapper_IF", SPI_Wrapper_cfg.SPI_Wrapper_vif))
55       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the SPI_Wrapper (DUT) from the uvm_config_db");
56
57     if(!uvm_config_db #(virtual SPI_Wrapper_ref_if)::get(this, "", "SPI_Wrapper_REF_IF", SPI_Wrapper_cfg.SPI_Wrapper_ref_vif))
58       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the SPI_Wrapper (REF) from the uvm_config_db");
59
60     if(!uvm_config_db #(virtual slave_if)::get(this, "", "SLAVE_IF", slave_cfg.slave_vif))
61       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (DUT) from the uvm_config_db");
62
63     if(!uvm_config_db #(virtual slave_ref_if)::get(this, "", "SLAVE_REF_IF", slave_cfg.slave_ref_vif))
64       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the Slave (REF) from the uvm_config_db");
65
66     if(!uvm_config_db #(virtual ram_if)::get(this, "", "RAM_IF", ram_cfg.ram_vif))
67       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the RAM (DUT) from the uvm_config_db");
68
69     if(!uvm_config_db #(virtual ram_ref_if)::get(this, "", "RAM_REF_IF", ram_cfg.ram_ref_vif))
70       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the RAM (REF) from the uvm_config_db");
71
72     uvm_config_db #(SPI_Wrapper_config)::set(this, "env", "SPI_Wrapper_CFG", SPI_Wrapper_cfg);
73     uvm_config_db #(slave_config)::set(this, "env_s", "SLAVE_CFG", slave_cfg);
74     uvm_config_db #(ram_config)::set(this, "env_r", "RAM_CFG", ram_cfg);
75
76     //set_report_verbosity_level_hier(UVM_HIGH);
77   endfunction

```

CODE SNIPPETS

TEST

```

79      task run_phase(uvm_phase phase);
80          super.run_phase(phase);
81          phase.raise_objection(this);
82          `uvm_info("run_phase", "Reset Asserted", UVM_LOW);
83          reset_seq.start(env.agt.sqr);
84          `uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
85
86          `uvm_info("run_phase", "Stimulus Generation Started", UVM_LOW);
87
88          `uvm_info("run_phase", "Testing Write-Only Operations", UVM_LOW);
89          write_only_seq.start(env.agt.sqr);
90
91          `uvm_info("run_phase", "Testing Read-Only Operations", UVM_LOW);
92          read_only_seq.start(env.agt.sqr);
93
94          `uvm_info("run_phase", "Testing Write-Read Operations", UVM_LOW);
95          write_read_seq.start(env.agt.sqr);
96
97          `uvm_info("run_phase", "Main Sequence (Complete Randomization)", UVM_LOW);
98          main_seq.start(env.agt.sqr);
99
100         `uvm_info("run_phase", "Stimulus Generation Ended", UVM_LOW);
101         phase.drop_objection(this);
102     endtask : run_phase
103
104   endclass : SPI_Wrapper_test
105
106 endpackage : SPI_Wrapper_test_pkg

```

CONFIGURATION OBJECT

```

1 package SPI_Wrapper_config_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 class SPI_Wrapper_config extends uvm_object;
6     `uvm_object_utils(SPI_Wrapper_config)
7
8     virtual SPI_Wrapper_if SPI_Wrapper_vif;
9     virtual SPI_Wrapper_ref_if SPI_Wrapper_ref_vif;
10    uvm_active_passive_enum active;
11
12    function new(string name = "SPI_Wrapper_config");
13        super.new(name);
14    endfunction : new
15
16    endclass : SPI_Wrapper_config
17
18 endpackage : SPI_Wrapper_config_pkg

```

CODE SNIPPETS

ENVIRONMENT

```
1 package SPI_Wrapper_env_pkg;
2 import SPI_Wrapper_agent_pkg::*;
3 import SPI_Wrapper_scoreboard_pkg::*;
4 import SPI_Wrapper_coverage_pkg::*;
5 import shared_pkg::*;
6 import uvm_pkg::*;
7 `include "uvm_macros.svh"
8
9 class SPI_Wrapper_env extends uvm_env;
10    `uvm_component_utils(SPI_Wrapper_env)
11
12    SPI_Wrapper_agent agt;
13    SPI_Wrapper_scoreboard sb;
14    SPI_Wrapper_coverage cov;
15
16    function new(string name = "SPI_Wrapper_env", uvm_component parent = null);
17        super.new(name, parent);
18    endfunction : new
19
20    function void build_phase(uvm_phase phase);
21        super.build_phase(phase);
22        agt = SPI_Wrapper_agent::type_id::create("agt", this);
23        sb = SPI_Wrapper_scoreboard::type_id::create("sb", this);
24        cov = SPI_Wrapper_coverage::type_id::create("cov", this);
25    endfunction
26
27    function void connect_phase(uvm_phase phase);
28        super.connect_phase(phase);
29        agt.agt_ap.connect(sb.sb_export);
30        agt.agt_ap.connect(cov.cov_export);
31    endfunction : connect_phase
32
33    endclass : SPI_Wrapper_env
34
35 endpackage : SPI_Wrapper_env_pkg
```

CODE SNIPPETS



AGENT

```

1 package SPI_Wrapper_agent_pkg;
2 import uvm_pkg::*;
3 import SPI_Wrapper_driver_pkg::*;
4 import SPI_Wrapper_sequencer_pkg::*;
5 import SPI_Wrapper_monitor_pkg::*;
6 import SPI_Wrapper_config_pkg::*;
7 import SPI_Wrapper_sequence_item_pkg::*;
8
9 `include "uvm_macros.svh"
10
11 class SPI_Wrapper_agent extends uvm_agent;
12     `uvm_component_utils(SPI_Wrapper_agent)
13
14     SPI_Wrapper_driver drv;
15     SPI_Wrapper_sequencer sqr;
16     SPI_Wrapper_monitor mon;
17     SPI_Wrapper_config SPI_Wrapper_cfg;
18     uvm_analysis_port #(SPI_Wrapper_sequence_item) agt_ap;
19
20     function new(string name = "SPI_Wrapper_agent", uvm_component parent = null);
21         super.new(name, parent);
22     endfunction : new
23
24     function void build_phase(uvm_phase phase);
25         super.build_phase(phase);
26         SPI_Wrapper_cfg = SPI_Wrapper_config::type_id::create("SPI_Wrapper_cfg", this);
27         if(!uvm_config_db#(SPI_Wrapper_Config)::get(this, "", "SPI_Wrapper_CFG", SPI_Wrapper_cfg))
28             `uvm_fatal("build_phase", "Agent - Unable to get SPI_Wrapper Configuration Object.");
29
30         if(SPI_Wrapper_cfg.active) begin
31             drv = SPI_Wrapper_driver::type_id::create("drv", this);
32             sqr = SPI_Wrapper_sequencer::type_id::create("sqr", this);
33         end
34         mon = SPI_Wrapper_monitor::type_id::create("mon", this);
35
36         agt_ap = new("agt_ap", this);
37     endfunction : build_phase
38
39     function void connect_phase(uvm_phase phase);
40         super.connect_phase(phase);
41         if(SPI_Wrapper_cfg.active) begin
42             drv.SPI_Wrapper_drv_vif = SPI_Wrapper_cfg.SPI_Wrapper_vif;
43             drv.SPI_Wrapper_ref_drv_vif = SPI_Wrapper_cfg.SPI_Wrapper_ref_vif;
44             drv.seq_item_port.connect(sqr.seq_item_export);
45         end
46         mon.SPI_Wrapper_mon_vif = SPI_Wrapper_cfg.SPI_Wrapper_vif;
47         mon.SPI_Wrapper_ref_mon_vif = SPI_Wrapper_cfg.SPI_Wrapper_ref_vif;
48         mon.mon_ap.connect(agt_ap);
49     endfunction : connect_phase
50
51     endclass : SPI_Wrapper_agent
52
53 endpackage : SPI_Wrapper_agent_pkg

```

CODE SNIPPETS

SEQUENCE ITEM

```

1 package SPI_Wrapper_sequence_item_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 `include "uvm_macros.svh"
5
6 class SPI_Wrapper_sequence_item extends uvm_sequence_item;
7   `uvm_object_utils(SPI_Wrapper_sequence_item)
8
9   rand bit rst_n, SS_n, MOSI;
10
11  bit MISO, MISO_ref;
12
13  randc bit [ADDR_SIZE-1:0] txn;
14
15  bit MOSI_txn_wr_add, MOSI_txn_wr_data, MOSI_txn_rd_add, MOSI_txn_rd_data;
16  int i;
17
18  function new(string name = "SPI_Wrapper_sequence_item");
19    super.new(name);
20  endfunction : new
21
22  function string convert2string();
23    return $sformatf("%s  rst_n = %0b%0b,  SS_n = %0b%0b,  MOSI = %0b%0b,  MISO = %0b%0b",
24                      super.convert2string(), rst_n, SS_n, MOSI, MISO);
25  endfunction : convert2string
26
27  function string convert2string_stimulus();
28    return $sformatf("rst_n = %0b%0b,  SS_n = %0b%0b,  MOSI = %0b%0b",
29                      rst_n, SS_n, MOSI);
30  endfunction : convert2string_stimulus
31
32  function void pre_randomize();
33    if(i == 0) begin
34      MOSI_txn_wr_add = 0;
35      MOSI_txn_wr_data = 0;
36      MOSI_txn_rd_add = 1;
37      MOSI_txn_rd_data = 1;
38    end
39  endfunction : pre_randomize
40
41 //Constraints
42 constraint rst_c {
43   rst_n          dist {0:=2, 1:=98};           //rst_n is inactive most of the time
44 }
45
46 constraint SS_c {
47   SS_n          dist {0:=95, 1:=5};            //SS_n is active most of the time
48 }
49
50 constraint MOSI_wr_add_c {
51   MOSI == MOSI_txn_wr_add;
52 }
53
54 constraint MOSI_wr_data_c {
55   MOSI == MOSI_txn_wr_data;
56 }
57
58 constraint MOSI_rd_add_c {
59   MOSI == MOSI_txn_rd_add;
60 }
61
62 constraint MOSI_rd_data_c {
63   MOSI == MOSI_txn_rd_data;
64 }
65
66 function void post_randomize();
67   if(i == 0) begin
68     temp_txn_wr_add = {2'b00, txn};
69     temp_txn_wr_data = {2'b01, txn};
70     temp_txn_rd_add = {2'b10, txn};
71     temp_txn_rd_data = {2'b11, txn};
72   end
73   else begin
74     MOSI_txn_wr_add = temp_txn_wr_add[ADDR_SIZE + 1 - i];
75     MOSI_txn_wr_data = temp_txn_wr_data[ADDR_SIZE + 1 - i];
76     MOSI_txn_rd_add = temp_txn_rd_add[ADDR_SIZE + 1 - i];
77     MOSI_txn_rd_data = temp_txn_rd_data[ADDR_SIZE + 1 - i];
78   end
79   if(i > ADDR_SIZE + 1) i = 0;
80   else i++;
81  endfunction : post_randomize
82
83 endclass : SPI_Wrapper_sequence_item
84
85 endpackage : SPI_Wrapper_sequence_item_pkg

```

CODE SNIPPETS

SEQUENCE

```
1 package SPI_Wrapper_sequence_pkg;
2 import uvm_pkg::*;
3 import SPI_Wrapper_sequence_item_pkg::*;
4 import shared_pkg::*;
5 `include "uvm_macros.svh"
6
7 parameter TESTS = 3000;
8
9 class SPI_Wrapper_reset_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
10    `uvm_object_utils(SPI_Wrapper_reset_sequence)
11
12    SPI_Wrapper_sequence_item seq_item;
13
14    function new(string name = "SPI_Wrapper_reset_sequence");
15        super.new(name);
16    endfunction : new
17
18    task body();
19        seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
20        seq_item.constraint_mode(0);
21        repeat(TESTS) begin
22            start_item(seq_item);
23            assert(seq_item.randomize() with {rst_n == 0;});
24            finish_item(seq_item);
25        end
26    endtask : body
27
28 endclass : SPI_Wrapper_reset_sequence
29
30
31
32 class SPI_Wrapper_write_only_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
33    `uvm_object_utils(SPI_Wrapper_write_only_sequence)
34
35    SPI_Wrapper_sequence_item seq_item;
36
37    function new(string name = "SPI_Wrapper_write_only_sequence");
38        super.new(name);
39    endfunction : new
40
41    task body();
42        repeat(TESTS) begin
43            write_add_seq(seq_item);
44            write_data_seq(seq_item);
45        end
46    endtask : body
47
48
49
50 class SPI_Wrapper_read_only_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
51    `uvm_object_utils(SPI_Wrapper_read_only_sequence)
52
53    SPI_Wrapper_sequence_item seq_item;
54
55    function new(string name = "SPI_Wrapper_read_only_sequence");
56        super.new(name);
57    endfunction : new
58
59    task body();
60        repeat(TESTS) begin
61            read_add_seq(seq_item);
62            read_data_seq(seq_item);
63        end
64    endtask : body
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
```

CODE SNIPPETS

SEQUENCE

```

252     class SPI_Wrapper_write_read_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
253         `uvm_object_utils(SPI_Wrapper_write_read_sequence)
254
255         SPI_Wrapper_sequence_item seq_item;
256
257         function new(string name = "SPI_Wrapper_write_read_sequence");
258             super.new(name);
259         endfunction : new
260
261         task body();
262             repeat(TESTS) begin
263                 case($urandom_range(0,3))
264                     0: write_add_seq(seq_item);
265                     1: write_data_seq(seq_item);
266                     2: read_add_seq(seq_item);
267                     3: read_data_seq(seq_item);
268                 endcase //seq_item.selector_seq
269             end
270         endtask : body
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358     class SPI_Wrapper_main_sequence extends uvm_sequence #(SPI_Wrapper_sequence_item);
359         `uvm_object_utils(SPI_Wrapper_main_sequence)
360
361         SPI_Wrapper_sequence_item seq_item;
362
363         function new(string name = "SPI_Wrapper_main_sequence");
364             super.new(name);
365         endfunction : new
366
367         task body();
368             seq_item = SPI_Wrapper_sequence_item::type_id::create("seq_item");
369             seq_item.constraint_mode(0);
370             seq_item.rst_c.constraint_mode(1);
371             seq_item.SS_c.constraint_mode(1);
372             repeat(TESTS) begin
373                 start_item(seq_item);
374                 assert(seq_item.randomize());
375                 finish_item(seq_item);
376             end
377         endtask : body
378
379     endclass : SPI_Wrapper_main_sequence
380
381 endpackage : SPI_Wrapper_sequence_pkg

```

SEQUENCER

```

1 package SPI_Wrapper_sequencer_pkg;
2 import SPI_Wrapper_sequence_item_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5
6     class SPI_Wrapper_sequencer extends uvm_sequencer #(SPI_Wrapper_sequence_item);
7         `uvm_component_utils(SPI_Wrapper_sequencer)
8
9         function new(string name = "SPI_Wrapper_sequencer", uvm_component parent = null);
10            super.new(name, parent);
11        endfunction : new
12
13    endclass : SPI_Wrapper_sequencer
14
15 endpackage : SPI_Wrapper_sequencer_pkg

```

CODE SNIPPETS



DRIVER

```

1 package SPI_Wrapper_driver_pkg;
2 import SPI_Wrapper_sequence_item_pkg::*;
3 import shared_pkg::*;
4 import uvm_pkg::*;
5 `include "uvm_macros.svh"
6
7 class SPI_Wrapper_driver extends uvm_driver #(SPI_Wrapper_sequence_item);
8     `uvm_component_utils(SPI_Wrapper_driver)
9
10    virtual SPI_Wrapper_if SPI_Wrapper_drv_vif;
11    virtual SPI_Wrapper_ref_if SPI_Wrapper_ref_drv_vif;
12
13    SPI_Wrapper_sequence_item stim_seq_item;
14
15    function new(string name = "SPI_Wrapper_driver", uvm_component parent = null);
16        super.new(name, parent);
17    endfunction : new
18
19    task run_phase(uvm_phase phase);
20        super.run_phase(phase);
21        forever begin
22            stim_seq_item = SPI_Wrapper_sequence_item::type_id::create("stim_seq_item");
23            seq_item_port.get_next_item(stim_seq_item);
24            //DUT
25            SPI_Wrapper_drv_vif.rst_n      = stim_seq_item.rst_n;
26            SPI_Wrapper_drv_vif.SS_n       = stim_seq_item.SS_n;
27            SPI_Wrapper_drv_vif.MOSI      = stim_seq_item.MOSI;
28
29            //REF
30            SPI_Wrapper_ref_drv_vif.rst_n      = stim_seq_item.rst_n;
31            SPI_Wrapper_ref_drv_vif.SS_n       = stim_seq_item.SS_n;
32            SPI_Wrapper_ref_drv_vif.MOSI      = stim_seq_item.MOSI;
33
34            @(negedge SPI_Wrapper_drv_vif.clk);
35            seq_item_port.item_done();
36            `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);
37        end
38    endtask : run_phase
39
40 endclass : SPI_Wrapper_driver
41
42 endpackage : SPI_Wrapper_driver_pkg

```

CODE SNIPPETS



MONITOR

```

1  package SPI_Wrapper_monitor_pkg;
2  import uvm_pkg::*;
3  import shared_pkg::*;
4  import SPI_Wrapper_sequence_item_pkg::*;
5
6  `include "uvm_macros.svh"
7
8  class SPI_Wrapper_monitor extends uvm_monitor;
9  `uvm_component_utils(SPI_Wrapper_monitor)
10
11    SPI_Wrapper_sequence_item rsp_seq_item;
12    virtual SPI_Wrapper_if SPI_Wrapper_mon_vif;
13    virtual SPI_Wrapper_ref_if SPI_Wrapper_ref_mon_vif;
14    uvm_analysis_port #(SPI_Wrapper_sequence_item) mon_ap;
15
16    function new(string name = "SPI_Wrapper_monitor", uvm_component parent = null);
17      super.new(name, parent);
18    endfunction : new
19
20    function void build_phase(uvm_phase phase);
21      super.build_phase(phase);
22      mon_ap = new("mon_ap", this);
23    endfunction : build_phase
24
25    task run_phase(uvm_phase phase);
26      super.run_phase(phase);
27
28      forever begin
29        rsp_seq_item = SPI_Wrapper_sequence_item::type_id::create("rsp_seq_item");
30        @(negedge SPI_Wrapper_mon_vif.clk);
31        rsp_seq_item.rst_n          = SPI_Wrapper_mon_vif.rst_n;
32        rsp_seq_item.SS_n           = SPI_Wrapper_mon_vif.SS_n;
33        rsp_seq_item.MOSI           = SPI_Wrapper_mon_vif.MOSI;
34        rsp_seq_item.MISO           = SPI_Wrapper_mon_vif.MISO;
35        rsp_seq_item.MISO_ref       = SPI_Wrapper_ref_mon_vif.MISO_ref;
36
37        mon_ap.write(rsp_seq_item);
38        `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);
39      end
40    endtask : run_phase
41
42  endclass : SPI_Wrapper_monitor
43
44 endpackage : SPI_Wrapper_monitor_pkg

```

CODE SNIPPETS

SCOREBOARD

```

1 package SPI_Wrapper_scoreboard_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 import SPI_Wrapper_sequence_item_pkg::*;
5
6 `include "uvm_macros.svh"
7
8 class SPI_Wrapper_scoreboard extends uvm_scoreboard;
9   `uvm_component_utils(SPI_Wrapper_scoreboard);
10
11   SPI_Wrapper_sequence_item sb_seq_item;
12   uvm_analysis_export #(SPI_Wrapper_sequence_item) sb_export;
13   uvm_tlm_analysis_fifo #(SPI_Wrapper_sequence_item) sb_fifo;
14
15   int correct_count, error_count;
16
17
18   function new(string name = "SPI_Wrapper_scoreboard", uvm_component parent = null);
19     super.new(name, parent);
20   endfunction : new
21
22   function void build_phase(uvm_phase phase);
23     super.build_phase(phase);
24     sb_export = new("sb_export", this);
25     sb_fifo = new("sb_fifo", this);
26   endfunction : build_phase
27
28   function void connect_phase(uvm_phase phase);
29     super.connect_phase(phase);
30     sb_export.connect(sb_fifo.analysis_export);
31   endfunction : connect_phase
32
33
34   task run_phase(uvm_phase phase);
35     super.run_phase(phase);
36     forever begin
37       sb_fifo.get(sb_seq_item);
38
39       if(sb_seq_item.MISO !== sb_seq_item.MISO_ref) begin
40         `uvm_error("run_phase", $sformatf("Comparison Failed, Transaction received by DUT: %s, while the reference output -MISO-:0b%0b", sb_seq_item.com))
41       end
42       else begin
43         `uvm_info("run_phase", $sformatf("Correct SPI_Wrapper output -MISO-: %s", sb_seq_item.convert2string()), UVM_HIGH);
44         correct_count++;
45       end
46     end
47
48   endtask : run_phase
49
50   function void report_phase(uvm_phase phase);
51     super.report_phase(phase);
52     `uvm_info("report_phase", $sformatf("Total Successful Transactions: %0d", correct_count), UVM_MEDIUM);
53     `uvm_info("report_phase", $sformatf("Total Failed Transactions: %0d", error_count), UVM_MEDIUM);
54   endfunction : report_phase
55
56 endclass : SPI_Wrapper_scoreboard
57
58 endpackage : SPI_Wrapper_scoreboard_pkg

```

CODE SNIPPETS

COVERAGE

```

1 package SPI_Wrapper_coverage_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 import SPI_Wrapper_sequence_item_pkg::*;
5
6 `include "uvm_macros.svh"
7
8 class SPI_Wrapper_coverage extends uvm_component;
9   `uvm_component_utils(SPI_Wrapper_coverage);
10
11  uvm_analysis_export #(SPI_Wrapper_sequence_item) cov_export;
12  uvm_tlm_analysis_fifo #(SPI_Wrapper_sequence_item) cov_fifo;
13
14  SPI_Wrapper_sequence_item cov_seq_item;
15
16  covergroup cg;
17
18    //All addresses are exercised
19    wr_address_cp:   coverpoint temp_txn_wr_addr[ADDR_SIZE-1:0];
20    rd_address_cp:   coverpoint temp_txn_rd_addr[ADDR_SIZE-1:0];
21
22    //All Combinations of data are covered
23    wr_data_cp:      coverpoint temp_txn_wr_data[ADDR_SIZE-1:0];
24    rd_data_cp:      coverpoint temp_txn_rd_data[ADDR_SIZE-1:0];
25
26    //All Combinations of Control Signals are covered
27    cross_rst_SS:    cross cov_seq_item.rst_n, cov_seq_item.SS_n, cov_seq_item.MOSI;
28
29    //All addresses/data experienced the effect of rst_n signal
30    cross_rst_wr_addr: cross cov_seq_item.rst_n, wr_address_cp;
31    cross_rst_wr_data:  cross cov_seq_item.rst_n, wr_data_cp;
32    cross_rst_rd_addr: cross cov_seq_item.rst_n, rd_address_cp;
33    cross_rst_rd_data: cross cov_seq_item.rst_n, rd_data_cp;
34
35    //All addresses/data experienced the effect of SS_n signal
36    cross_SS_wr_addr:  cross cov_seq_item.SS_n, wr_address_cp;
37    cross_SS_wr_data:   cross cov_seq_item.SS_n, wr_data_cp;
38    cross_SS_rd_addr:  cross cov_seq_item.SS_n, rd_address_cp;
39    cross_SS_rd_data:   cross cov_seq_item.SS_n, rd_data_cp;
40
41  endgroup
42
43  function new(string name = "SPI_Wrapper_coverage", uvm_component parent = null);
44    super.new(name, parent);
45    cg = new();
46  endfunction : new
47
48  function void build_phase(uvm_phase phase);
49    super.build_phase(phase);
50    cov_export = new("cov_export", this);
51    cov_fifo = new("cov_fifo", this);
52  endfunction : build_phase
53
54  function void connect_phase(uvm_phase phase);
55    super.connect_phase(phase);
56    cov_export.connect(cov_fifo.analysis_export);
57  endfunction : connect_phase
58
59  task run_phase(uvm_phase phase);
60    super.run_phase(phase);
61    forever begin
62      cov_fifo.get(cov_seq_item);
63      cg.sample();
64    end
65  endtask : run_phase
66
67  endclass : SPI_Wrapper_coverage
68
69 endpackage : SPI_Wrapper_coverage_pkg

```

CODE SNIPPETS

ASSERTIONS


```
27 `ifndef SIM
28     property reset_asserted;
29         @(posedge intr.clk)
30             $fell(intr.rst_n) |=> ~intr.MISO;
31     endproperty
32
33     property SS_inactive;
34         @(posedge intr.clk) disable iff(!intr.rst_n)
35             $rose(intr.SS_n) |=> ~intr.MISO;
36     endproperty
37
38     property tx_inactive;
39         @(posedge intr.clk) disable iff(!intr.rst_n)
40             !tx_valid1 |=> ~intr.MISO;
41     endproperty
42
43     property MISO_out;
44         int i = 0;
45         @(posedge intr.clk) disable iff(!intr.rst_n || $rose(intr.SS_n, @(posedge intr.clk)))
46             $fell(intr.SS_n) ##[intr.ADDR_SIZE:intr.ADDR_SIZE+5] $rose(tx_valid1) |=> ((intr.MISO == tx_data1[intr.ADDR_SIZE-1-i]), i++)[*](intr.ADDR_SIZE);
47     endproperty
```

WAVEFORM SNIPPETS

Reset Active: Output equal Zero



Write Operation




[14]

8'h4e

4e

WAVEFORM SNIPPETS

Read Operation



Transcript

```

# UVM_INFO SPI_Wrapper_test_pkg.sv(84) @ 6000: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO SPI_Wrapper_test_pkg.sv(86) @ 6000: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO SPI_Wrapper_test_pkg.sv(88) @ 6000: uvm_test_top [run_phase] Testing Write-Only Operations
# UVM_INFO SPI_Wrapper_test_pkg.sv(91) @ 162000: uvm_test_top [run_phase] Testing Read-Only Operations
# UVM_INFO SPI_Wrapper_test_pkg.sv(94) @ 384000: uvm_test_top [run_phase] Testing Write-Read Operations
# UVM_INFO SPI_Wrapper_test_pkg.sv(97) @ 477906: uvm_test_top [run_phase] Main Sequence (Complete Randomization)
# UVM_INFO SPI_Wrapper_test_pkg.sv(100) @ 483906: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 483906: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO SPI_Scoreboard_pkg.sv(52) @ 483906: uvm_test_top.env.sb [report_phase] Total Successful Transactions: 241953
# UVM_INFO SPI_Scoreboard_pkg.sv(53) @ 483906: uvm_test_top.env.sb [report_phase] Total Failed Transactions: 0
# UVM_INFO ram_scoreboard_pkg.sv(62) @ 483906: uvm_test_top.env_r.sb [report_phase] Total Successful Transactions -dout-: 241953
# UVM_INFO ram_scoreboard_pkg.sv(63) @ 483906: uvm_test_top.env_r.sb [report_phase] Total Failed Transactions -dout-: 0
# UVM_INFO ram_scoreboard_pkg.sv(64) @ 483906: uvm_test_top.env_r.sb [report_phase] Total Successful Transactions -tx_valid-: 241953
# UVM_INFO ram_scoreboard_pkg.sv(65) @ 483906: uvm_test_top.env_r.sb [report_phase] Total Failed Transactions -tx_valid-: 0
# UVM_INFO slave_scoreboard_pkg.sv(117) @ 483906: uvm_test_top.env_s.sb [report_phase] Total Successful Transactions -rx_data-: 14596
# UVM_INFO slave_scoreboard_pkg.sv(118) @ 483906: uvm_test_top.env_s.sb [report_phase] Total Failed Transactions -rx_data-: 0
# UVM_INFO slave_scoreboard_pkg.sv(119) @ 483906: uvm_test_top.env_s.sb [report_phase] Total Successful Transactions -rx_valid-: 241953
# UVM_INFO slave_scoreboard_pkg.sv(120) @ 483906: uvm_test_top.env_s.sb [report_phase] Total Failed Transactions -rx_valid-: 0
# UVM_INFO slave_scoreboard_pkg.sv(121) @ 483906: uvm_test_top.env_s.sb [report_phase] Total Successful Transactions -MISO-: 241953
# UVM_INFO slave_scoreboard_pkg.sv(122) @ 483906: uvm_test_top.env_s.sb [report_phase] Total Failed Transactions -MISO-: 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 24
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTIST] 1
# [TEST_DONE] 1
# [report_phase] 12
# [run_phase] 8
# ** Note: $finish : D:/Qsim_2021/win64//verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 483906 ns Iteration: 61 Instance: /SPI_Wrapper_top

```

COVERAGE REPORT



13031 TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 3

13086 TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 29

SPI_WRAPPER

```
89 =====
90 === Instance: /SPI_Wrapper_top/SPI_WrapperDUT
91 === Design Unit: work.SPI_Wrapper
92 =====
93
94 Assertion Coverage:
95 | Assertions          4          4          0  100.00%
96 |
97
98 Toggle Coverage:
99 | Enabled Coverage    Bins      Hits      Misses   Coverage
100 | ----- - - - - - - - - - - - - - - - - - - - - - - - - - - -
101 | Toggles             40         40          0  100.00%
```

COVERAGE REPORT

SLAVE

```

294 =====
295 --- Instance: /SPI_Wrapper_top/slaveDUT
296 --- Design Unit: work.slave
297 =====
298
299 Assertion Coverage:
300 Assertions 17 17 0 100.00%
339 Branch Coverage:
340 Enabled Coverage Bins Hits Misses Coverage
341 ----- -----
342 Branches 64 64 0 100.00%
378 Condition Coverage:
379 Enabled Coverage Bins Covered Misses Coverage
380 ----- -----
381 Conditions 31 31 0 100.00%
419 FSM Coverage:
420 Enabled Coverage Bins Hits Misses Coverage
421 ----- -----
422 FSM States 8 8 0 100.00%
423 FSM Transitions 14 14 0 100.00%
460 Statement Coverage:
461 Enabled Coverage Bins Hits Misses Coverage
462 ----- -----
463 Statements 70 70 0 100.00%
1569 Toggle Coverage:
1570 Enabled Coverage Bins Hits Misses Coverage
1571 ----- -----
1572 Toggles 84 84 0 100.00%

```

COVERAGE REPORT

RAM

```
2608 =====
2609 === Instance: /SPI_Wrapper_top/ramDUT
2610 === Design Unit: work.ram
2611 =====
2612
2613 Assertion Coverage:
2614 Assertions 8 8 0 100.00%
2615
2616 Branch Coverage:
2617 Enabled Coverage Bins Hits Misses Coverage
2618 ----- -----
2619 Branches 7 7 0 100.00%
2620
2621 Statement Coverage:
2622 Enabled Coverage Bins Hits Misses Coverage
2623 ----- -----
2624 Statements 15 15 0 100.00%
2625
2626 Toggle Coverage:
2627 Enabled Coverage Bins Hits Misses Coverage
2628 ----- -----
2629 Toggles 52 52 0 100.00%
```