TEAM: VIPER

Project 1 - DSP48A1

Nouran Hamdy Mohamed
Abdelrahman Mostafa Shawky Mady
Nardeen Hishmat Ageeb

RTL code

```
module buffer(clk, D, Q);
    parameter WIDTH = 1;
    input clk;
    input [WIDTH-1:0] D;
    output reg [WIDTH-1:0] Q;

    always @(posedge clk) begin
        Q <= D;
    end
endmodule
```

```
module reg_Sync(clk, rst, CE, D, Q);
    parameter WIDTH = 1;
    input clk, rst, CE;
    input [WIDTH-1:0] D;
    output reg [WIDTH-1:0] Q;

    always @(posedge clk) begin
        if(rst) Q <= 0;
        else if(CE) Q <= D;
    end
endmodule
```

```
module reg_Async(clk, rst, CE, D, Q);
    parameter WIDTH = 1;
    input clk, rst, CE;
    input [WIDTH-1:0] D;
    output reg [WIDTH-1:0] Q;

    always @(posedge clk or posedge rst) begin
        if(rst) Q <= 0;
        else if(CE) Q <= D;
    end
endmodule
```

```
module DSP48A1(CLK, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE
                , CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE
                , A, B, BCIN, D, C, PCIN, OPMODE, BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);

    parameter A0REG = 0;
    parameter A1REG = 1;
    parameter B0REG = 0;
    parameter B1REG = 1;
    parameter CREG = 1;
    parameter DREG = 1;
    parameter MREG = 1;
    parameter PREG = 1;
    parameter CARRYINREG = 1;
    parameter CARRYOUTREG = 1;
    parameter OPMODEREG = 1;
    parameter CARRYINSEL = "OPMODE5";
    parameter B_INPUT = "DIRECT";
    parameter RSTTYPE = "SYNC";

    input CLK, CARRYIN;
    input RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE;
    input CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
    input [17:0] A, B, BCIN, D;
    input [47:0] C, PCIN;
    input [7:0] OPMODE;

    output [17:0] BCOUT;
    output [47:0] PCOUT;
    output [47:0] P;
    output [35:0] M;
    output CARRYOUT;
    output CARRYOUTF;

    reg [17:0] B0reg_in, pre_out, B1reg_in;
    wire [17:0] Dreg_out, B0reg_out, A0reg_out, B1reg_out, A1reg_out, Dmux_out, B0mux_out, A0mux_out, B1mux_out, A1mux_out;
    wire [35:0] mult_out, Mreg_out, Mmux_out;
    reg [47:0] X_out, Z_out, post_out;
    wire [47:0] Creg_out, Cmux_out, Preg_out;
    wire [7:0] OPMODEreg_out, OPMODE_out;
    reg carrycsc_out, post_carryout;
    wire CYI_out, CIN, CYO_out;
    wire [47:0] D_A_B;

    generate
        if(RSTTYPE == "SYNC") begin
            reg_Sync #(8) OPMODEreg_sync(CLK, RSTOPMODE, CEOPMODE, OPMODE, OPMODEreg_out);
            reg_Sync #(18) Dreg_sync(CLK, RSTD, CED, D, Dreg_out);
            reg_Sync #(18) B0reg_sync(CLK, RSTB, CEB, B0reg_in, B0reg_out);
            reg_Sync #(18) A0reg_sync(CLK, RSTA, CEA, A, A0reg_out);
            reg_Sync #(48) Creg_sync(CLK, RSTC, CEC, C, Creg_out);
            reg_Sync #(18) B1reg_sync(CLK, RSTB, CEB, B1reg_in, B1reg_out);
            reg_Sync #(18) A1reg_sync(CLK, RSTA, CEA, A0mux_out, A1reg_out);
            reg_Sync #(36) Mreg_sync(CLK, RSTM, CEM, mult_out, Mreg_out);
            reg_Sync #(1) CARRYINreg_sync(CLK, RSTCARRYIN, CECARRYIN, carrycsc_out, CYI_out);
            reg_Sync #(1) CARRYOUTreg_sync(CLK, RSTCARRYIN, CECARRYIN, post_carryout, CYO_out);
            reg_Sync #(48) Preg_sync(CLK, RSTP, CEP, post_out, Preg_out);
        end
        else if(RSTTYPE == "ASYNC") begin
            reg_Async #(8) OPMODEreg_async(CLK, RSTOPMODE, CEOPMODE, OPMODE, OPMODEreg_out);
            reg_Async #(18) Dreg_async(CLK, RSTD, CED, D, Dreg_out);
            reg_Async #(18) B0reg_async(CLK, RSTB, CEB, B0reg_in, B0reg_out);
            reg_Async #(18) A0reg_async(CLK, RSTA, CEA, A, A0reg_out);
            reg_Async #(48) Creg_async(CLK, RSTC, CEC, C, Creg_out);
            reg_Async #(18) B1reg_async(CLK, RSTB, CEB, B1reg_in, B1reg_out);
            reg_Async #(18) A1reg_async(CLK, RSTA, CEA, A0mux_out, A1reg_out);
            reg_Async #(36) Mreg_async(CLK, RSTM, CEM, mult_out, Mreg_out);
            reg_Async #(1) CARRYINreg_async(CLK, RSTCARRYIN, CECARRYIN, carrycsc_out, CYI_out);
            reg_Async #(1) CARRYOUTreg_async(CLK, RSTCARRYIN, CECARRYIN, post_carryout, CYO_out);
            reg_Async #(48) Preg_async(CLK, RSTP, CEP, post_out, Preg_out);
        end

    endgenerate

    //Internal Signals
    assign OPMODE_out = (OPMODEREG) ? OPMODEreg_out : OPMODE;
```

```
    assign Dmux_out = (DREG) ? Dreg_out : D;
    assign B0mux_out = (B0REG) ? B0reg_out : B0reg_in;
    assign A0mux_out = (A0REG) ? A0reg_out : A;
    assign Cmux_out = (CREG) ? Creg_out : C;

    assign B1mux_out = (B1REG) ? B1reg_out : B1reg_in;
    assign A1mux_out = (A1REG) ? A1reg_out : A0mux_out;

    assign Mmux_out = (MREG) ? Mreg_out : mult_out;

    assign CIN = (CARRYINREG) ? CYI_out : carrycsc_out;

    assign D_A_B = {Dmux_out[11:0], A1mux_out[17:0], B1mux_out[17:0]};
    assign mult_out = B1mux_out * A1mux_out;

    //Outputs
    assign BCOUT = B1mux_out;
    buffer #(36) M_out(CLK, Mmux_out, M);
    assign CARRYOUT = (CARRYINREG) ? CYO_out : post_carryout;
    assign CARRYOUTF = CARRYOUT;
    assign P = (PREG) ? Preg_out : post_out;
    assign PCOUT = P;


    always @(*) begin
        //B_input
        if(B_INPUT == "DIRECT") B0reg_in = B;
        else if(B_INPUT == "CASCADE") B0reg_in = BCIN;
        else B0reg_in = 0;

        //Pre-Adder/Subtracter
        if(OPMODE_out[6]) pre_out = Dmux_out - B0mux_out;
        else pre_out = Dmux_out + B0mux_out;

        //B1_REG_input
        if(OPMODE_out[4]) B1reg_in = pre_out;
        else B1reg_in = B0mux_out;

        //Carry_Cascade
        if(CARRYINSEL == "OPMODE5") carrycsc_out = OPMODE_out[5];
        else if(CARRYINSEL == "CARRYIN") carrycsc_out = CARRYIN;
        else carrycsc_out = 0;

        //X_Multiplexer
        case(OPMODE_out[1:0])
        2'b00: X_out = 0;
        2'b01: X_out = {{12{Mmux_out[35]}}, Mmux_out};
        2'b10: X_out = P;
        2'b11: X_out = D_A_B;
        endcase

        //Z_Multiplexer
        case(OPMODE_out[3:2])
        2'b00: Z_out = 0;
        2'b01: Z_out = PCIN;
        2'b10: Z_out = P;
        2'b11: Z_out = Cmux_out;
        endcase

        //Post-Adder/Subtracter
        if(OPMODE_out[7]) {post_carryout, post_out} = Z_out - (X_out + CIN);
        else {post_carryout, post_out} = Z_out + X_out + CIN;
    end

endmodule
```

TestBench

```
// dsp test bench ,
module dsp_tb (); // default parameters

    parameter A0REG = 0;
  parameter A1REG = 1;
  parameter B0REG = 0;
  parameter B1REG = 1;
  parameter CREG = 1;
  parameter DREG = 1;
  parameter MREG = 1;
  parameter PREG = 1;
  parameter CARRYINREG = 1;
  parameter CARRYOUTREG = 1;
  parameter OPMODEREG = 1;
  parameter CARRYINSEL = "OPMODE5";
  parameter B_INPUT = "DIRECT";
  parameter RSTTYPE = "SYNC";



  reg CLK, CARRYIN;
  reg RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE;
  reg CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
  reg [17:0] A, B, BCIN, D;
  reg [47:0] C, PCIN;
  reg [7:0] OPMODE;

  wire[17:0] BCOUT;
  wire [47:0] PCOUT;
  wire [47:0] P;
  wire [35:0] M;
  wire CARRYOUT;
  wire CARRYOUTF;

  reg [17:0] ex_BCOUT;
  reg [47:0] ex_P;
  reg [35:0] ex_M;
  reg ex_CARRYOUT;


  // temporary wires
  reg [17:0] t_pre;
  reg [47:0] t_post;
  reg [35:0] t_multi;
  reg [47:0] t_multi_ext;



DSP48A1 dut (CLK, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE
        , CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE
        , A, B, BCIN, D, C, PCIN, OPMODE, BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);

initial begin
CLK=0;
forever
#1 CLK=~CLK;
end

integer i;
```

```
initial begin
// reset inputs
  RSTA=1;
  RSTB=1;
  RSTM=1;
  RSTP=1;
  RSTC=1;
  RSTD=1;
  RSTCARRYIN=1;
  RSTOPMODE=1;
// control enable inputs
  CEA=1;
  CEB=1;
  CEM=1;
  CEP=1;
  CEC=1;
  CED=1;
  CECARRYIN=1;
  CEOPMODE=1;
// data inputs
  CARRYIN=1'b0;
  A=18'b0;
  B=18'b0;
  D=18'b0;
  C=48'b0;
  BCIN=18'b0;
  PCIN=48'b0;
// opmode
  OPMODE=8'b0000_00_00;
  #30;
  // unreset inputs
  RSTA=0;
  RSTB=0;
  RSTM=0;
  RSTP=0;
  RSTC=0;
  RSTD=0;
  RSTCARRYIN=0;
  RSTOPMODE=0;
  #10;
//8'b post-add_pre-add_carry-cascade_B1-REG-input_Z-Multiplexer_X-Multiplexer;

////////////////////////////// first mode
for(i=0;i<10;i=i+1)begin
OPMODE = 8'b0001_11_01; // post-addition,per-addition,zero-carry,use-pre-add,use-c,use-multi
// data inputs
CARRYIN=1'b1;
  A=$random;
  B=$random;
  D=$random;
  C=$random;
  BCIN=$random;
  PCIN=$random;
// getting expected output
t_pre = D+B;
t_multi = t_pre*A;
t_multi_ext={{12{t_multi[35]}},t_multi};
{ex_CARRYOUT,t_post} = C+(OPMODE[5]+t_multi_ext);
ex_P=t_post;
ex_M=t_multi_ext;
```

```
ex_BCOUT=t_pre;
#20;
// Comparison
if(BCOUT!=ex_BCOUT)begin
$display("error BCOUT");
$stop;
end
if(P!=ex_P)begin
$display("error P");
$stop;
end
if(M!=ex_M)begin
$display("error M");
$stop;
end
if(CARRYOUT!=ex_CARRYOUT)begin
$display("error CARRYOUT");
$stop;
end
end


////////////////////////////// second mode
for(i=0;i<10;i=i+1)begin

OPMODE = 8'b1111_11_01; // post-subtraction,per-subtraction,zero-carry,use-pre-add,use-c,use-multi
// data inputs
CARRYIN=1'b1;
  A=$random;
  B=$random;
  D=$random;
  C=$random;
  BCIN=$random;
  PCIN=$random;
// getting expected output
t_pre = D-B;
t_multi = t_pre*A;
t_multi_ext={{12{t_multi[35]}},t_multi};
{ex_CARRYOUT,t_post} = C-(OPMODE[5]+t_multi_ext);
ex_P=t_post;
ex_M=t_multi_ext;
ex_BCOUT=t_pre;
#20;
// Comparison
if(BCOUT!=ex_BCOUT)begin
$display("error BCOUT");
$stop;
end
if(P!=ex_P)begin
$display("error P");
$stop;
end
if(M!=ex_M)begin
$display("error M");
$stop;
end
if(CARRYOUT!=ex_CARRYOUT)begin
$display("error CARRYOUT");
$stop;
end
```

```
end


////////////////////////////// third mode
for(i=0;i<10;i=i+1)begin

OPMODE = 8'b0001_01_00;
// data inputs
CARRYIN=1'b1;
  A=$random;
  B=$random;
  D=$random;
  C=$random;
  BCIN=$random;
  PCIN=$random;
// getting expected output
t_pre = D+B;
t_multi = t_pre*A;
t_multi_ext={{12{t_multi[35]}},t_multi};
{ex_CARRYOUT,t_post} = PCIN+0;
ex_P=PCIN;
ex_M=t_multi_ext;
ex_BCOUT=t_pre;
#20;
// Comparison
if(BCOUT!=ex_BCOUT)begin
$display("error BCOUT");
$stop;
end
if(P!=ex_P)begin
$display("error P");
$stop;
end
if(M!=ex_M)begin
$display("error M");
$stop;
end
if(CARRYOUT!=ex_CARRYOUT)begin
$display("error CARRYOUT");
$stop;
end
end


////////////////////////////// fourth mode
for(i=0;i<10;i=i+1)begin

OPMODE = 8'b0000_00_01;
// data inputs
CARRYIN=1'b1;
  A=$random;
  B=$random;
  D=$random;
  C=$random;
  BCIN=$random;
  PCIN=$random;
// getting expected output
t_multi = B*A;
t_multi_ext={{12{t_multi[35]}},t_multi};
{ex_CARRYOUT,t_post} = t_multi_ext+0;
```

```
ex_P=t_post;
ex_M=t_multi_ext;
ex_BCOUT=B;
#20;
// Comparison
if(BCOUT!=ex_BCOUT)begin
$display("error BCOUT");
$stop;
end
if(P!=ex_P)begin
$display("error P");
$stop;
end
if(M!=ex_M)begin
$display("error M");
$stop;
end
if(CARRYOUT!=ex_CARRYOUT)begin
$display("error CARRYOUT");
$stop;
end
end


////////////////////////////// fifth mode

for(i=0;i<10;i=i+1)begin

OPMODE = 8'b0000_10_11;


// data inputs
CARRYIN=1'b1;
  A=$random;
  B=$random;
  D=$random;
  C=$random;
  BCIN=$random;
  PCIN=$random;
#20;
end


////////////////////////////// sixth mode

for(i=0;i<10;i=i+1)begin

OPMODE = 8'b0001_11_10;
CARRYIN=1'b1;


  A=$random;
  B=$random;
  D=$random;
  C=$random;
  BCIN=$random;
  PCIN=$random;
#20;
end
```

```
#2 $stop;
end
endmodule
```

Do file

do - Notepad

File Edit Format View Help

```
vlib work
vlog buffer.v dsp_tb.v DSP48A1.v reg_Async.v
vsim -voptargs=+acc work.dsp_tb
add wave *

run -all
```

Questa Sim snippets



The correct output is after 4 clk cycles.
(depending on parameters and op mode)



testbench mode 1



OPMODE 1 = 8'b0001_11_01;
OPMODE[1:0] >> X input: multiplier
OPMODE[3:2] >> Z input: C port
OPMODE[4] >> use pre-adder or pre-subtracter
OPMODE[5] >> force carry = 0
OPMODE[6] >> specifies pre-adder
OPMODE[7] >> specifies post-adder

testbench mode 2



OPMODE 2 = 8'b1111_11_01;
OPMODE[1:0] >> X input: multiplier
OPMODE[3:2] >> Z input: C port
OPMODE[4] >> use pre-adder or pre-subtracter
OPMODE[5] >> force carry = 1
OPMODE[6] >> specifies pre-subtractor
OPMODE[7] >> specifies post-subtractor

testbench mode 3



OPMODE 3 = 8'b0001_01_00;
OPMODE[1:0] >> X input: Zeros
OPMODE[3:2] >> Z input: use PCIN
OPMODE[4] >> use pre-adder or pre-subtracter
OPMODE[5] >> force carry = 0
OPMODE[6] >> specifies pre-adder
OPMODE[7] >> specifies post-adder

testbench mode 4



OPMODE 4 = 8'b0000_00_01;
OPMODE[1:0] >> X input: multiplier
OPMODE[3:2] >> Z input: Zeros
OPMODE[4] >> Bypass pre-adder or pre-subtracter
OPMODE[5] >> force carry = 0
OPMODE[6] >> specifies pre-adder
OPMODE[7] >> specifies post-adder

testbench mode 5



OPMODE 5 = 8'b0000_10_11;
OPMODE[1:0] >> X input: use D_A_B
OPMODE[3:2] >> Z input: accumulator P
OPMODE[4] >> Bypass pre-adder or pre-subtracter
OPMODE[5] >> force carry = 0
OPMODE[6] >> specifies pre-adder
OPMODE[7] >> specifies post-adder

testbench mode 5



OPMODE 5 = 8'b0000_10_11;
OPMODE[1:0] >> X input: use D_A_B
OPMODE[3:2] >> Z input: accumulator P
OPMODE[4] >> Bypass pre-adder or pre-subtracter
OPMODE[5] >> force carry = 0
OPMODE[6] >> specifies pre-adder
OPMODE[7] >> specifies post-adder

testbench mode 6

OPMODE 6 = 8'b0001_11_10;
OPMODE[1:0] >> X input: accumulator P
OPMODE[3:2] >> Z input: C port
OPMODE[4] >> use pre-adder or pre-subtracter
OPMODE[5] >> force carry = 0
OPMODE[6] >> specifies pre-adder
OPMODE[7] >> specifies post-adder

testbench mode 6



OPMODE 6 = 8'b0001_11_10;
OPMODE[1:0] >> X input: accumulator P
OPMODE[3:2] >> Z input: C port
OPMODE[4] >> use pre-adder or pre-subtracter
OPMODE[5] >> force carry = 0
OPMODE[6] >> specifies pre-adder
OPMODE[7] >> specifies post-adder

no error messages
(expected == actual)



Elaboration snippets

Elaboration snippets



Synthesis snippets

Synthesis snippets

Tcl Console | Messages | Log | Reports | Design Runs | Utilization | Debug

Hierarchy
Summary
Slice Logic
Slice LUTs (<1%)
LUT as Logic (<1%)
Slice Registers (<1%)
Register as Flip Flop (<1%)
Memory
DSP
DSPs (<1%)
DSP48E1 only
IO and GT Specific
Bonded IOB (65%)
Clocking

Summary

Resource	Utilization	Available	Utilization %
LUT	255	134600	0.19
FF	196	269200	0.07
DSP	1	740	0.14
IO	327	500	65.40



Synthesis snippets



Implementation snippets





Implementation snippets

Implementation snippets



Implementation snippets