


UVM Project SPI Slave with Single Port RAM

Prepared by:

Nouran Hesham Omar Waleed Salah Sama Gamal Ahmed Salama

UVM Diagram:



SPI SLAVE CODES:

Design after debugging + Assertions:

```
always @(posedge clk) begin
    if (~rst_n) begin
        cs <= IDLE;</pre>
    end
    else begin
        cs <= ns;
    end
end
always @(*) begin
    case (cs)
        IDLE : begin
            if (SS_n)
                ns = IDLE;
            else
                ns = CHK_CMD;
        end
        CHK_CMD : begin
            if (SS_n)
                ns = IDLE;
            else begin
                if (~MOSI)
                    ns = WRITE;
                else begin //mosi =1 , ssn =0
                     if (received_address)
                         ns = READ_DATA; // FIXED changed from read addr to data
                    else
                         ns = READ_ADD;// FIXED changed from read data to addr
                end
            end
        end
        WRITE : begin
            if (SS_n)
                ns = IDLE;
            else
                ns = WRITE;
        end
        READ_ADD : begin
            if (SS_n)
                ns = IDLE;
            else
                ns = READ_ADD;
        end
        READ_DATA : begin
            if (SS_n)
```

```
ns = IDLE;
              else
                  ns = READ_DATA;
         end
    endcase
end
always @(posedge clk) begin
    if (~rst_n) begin
         rx_data <= 0;</pre>
         rx_valid <= 0;</pre>
         received address <= 0;
         MISO <= 0;
         counter <= 0;</pre>
    end
    else begin
         case (cs)
              IDLE : begin
                  rx_valid <= 0;</pre>
              end
              CHK_CMD : begin
                  counter <= 10;</pre>
              end
             WRITE : begin
                  if (counter > 0) begin
                       rx_data[counter-1] <= MOSI;</pre>
                       counter <= counter - 1;</pre>
                  end
                  else begin
                       rx_valid <= 1;</pre>
                  end
              end
              READ_ADD : begin
                  if (counter > 0 ) begin
                       rx_data[counter-1] <= MOSI;</pre>
                       counter <= counter - 1;</pre>
                  end
                  else begin
                       rx_valid <= 1;</pre>
                       received_address <= 1;</pre>
                  end
              end
              READ_DATA : begin
                  if (tx_valid) begin
                       rx valid <= 0;</pre>
```

```
if (counter > 0 ) begin
                          MISO <= tx data[counter-1];</pre>
                          counter <= counter - 1;</pre>
                     end
                     else begin
                          received_address <= 0;</pre>
                     end
                 end
                 else begin
                     if (counter > 0) begin
                          rx_data[counter-1] <= MOSI;</pre>
                          counter <= counter - 1;</pre>
                     end
                     else begin
                          rx_valid <= 1;</pre>
                          counter <= 9; /// BUG FIXED</pre>
                     end
                 end
             end
             default : begin
                 counter <= 0;</pre>
                 MISO <= 1'b0;
             end
        endcase
        end
    end
//Assertions
property assert_reset;
    @(posedge clk) (!rst_n) |=> (!MISO && rx_data=='0 &&rx_valid=='0);
endproperty
assert property(assert reset);
cover property (assert_reset);
property write_add_seq;
  @(posedge clk) disable iff(!rst_n)
     ($fell(SS_n) ##1(!MOSI)[*3] ) |-> ##10 ( rx_valid ##[0:$] SS_n);
endproperty
assert property(write_add_seq);
cover property(write_add_seq);
```

```
property write_data_seq;
 @(posedge clk) disable iff(!rst_n)
     ( $fell(SS_n) ##1(!MOSI)[*2] ##1 (MOSI) ) |-> ##10 ( rx_valid ##[0:$] SS_n);
endproperty
assert property(write_data_seq);
cover property(write_data_seq);
property read_add_seq;
 @(posedge clk) disable iff(!rst_n)
     ( $fell(SS_n) ##1(MOSI)[*2] ##1 (!MOSI) ) |-> ##10 (rx_valid ##[0:$] SS_n);
endproperty
assert property(read_add_seq);
cover property(read_add_seq);
property read_data_seq;
 @(posedge clk) disable iff(!rst_n)
     ($fell(SS_n) ##1(MOSI)[*3] ) |-> ##10 (rx_valid ##[0:$] SS_n);
endproperty
assert property(read_data_seq);
cover property(read_data_seq);
property idle_to_check_cmd;
 @(posedge clk) disable iff(!rst_n)
    (cs == IDLE && !SS_n) |-> (ns==CHK_CMD);
endproperty
assert property (idle_to_check_cmd);
cover property (idle_to_check_cmd);
// 2) CHK CMD >> WRITE or READ ADDR or READ DATA
property check_cmd_to_write;
 @(posedge clk) disable iff(!rst_n)
    (cs == CHK_CMD && !SS_n && !MOSI) |-> (ns == WRITE );
endproperty
assert property (check_cmd_to_write);
cover property (check_cmd_to_write);
property check_cmd_to_read_addr;
 @(posedge clk) disable iff(!rst_n)
   (cs == CHK CMD && !SS n && MOSI && !received address) |-> (ns == READ ADD);
```

```
endproperty
assert property (check cmd to read addr);
cover property (check_cmd_to_read_addr);
property check_cmd_to_read_data;
  @(posedge clk) disable iff(!rst_n)
    (cs == CHK CMD && !SS n && MOSI && received address) |-> (ns == READ DATA);
endproperty
assert property (check cmd to read data);
cover property (check_cmd_to_read_data);
// 3) WRITE >> IDLE
property write_to_idle;
  @(posedge clk) disable iff(!rst n)
    (cs == WRITE && SS_n)|-\rangle (ns == IDLE);
endproperty
assert property (write_to_idle);
cover property (write_to_idle);
// 4) READ ADD >> IDLE
property read add to idle;
  @(posedge clk) disable iff(!rst_n)
    (cs == READ_ADD && SS_n) \mid - \rangle (ns == IDLE);
endproperty
assert property (read_add_to_idle);
cover property (read_add_to_idle);
// 5) READ_DATA >> IDLE
property read data to idle;
  @(posedge clk) disable iff(!rst_n)
    (cs == READ_DATA && SS_n) |-> (ns == IDLE);
endproperty
assert property (read_data_to_idle);
cover property (read data to idle);
endmodule
```

Bugs Report:

 The condition should check for not 'received_address' to remain in the READ_ADDR, else should Transition to the READ_DATA. The design should should reload the counter to 9 as there will be a waiting cycle before the tx_valid comes and the Data gets out starting from address 7 in the tx_data.

Before Debugging:

```
120
                              end
                              else begin
121 ~
                                  rx_valid <= 1;
122
123
                                  counter <= 8;
124
                              end
125
                         end
                            if (received_address)
 43 V
 44
                                ns = READ_ADD;
 45 V
                            else
                                ns = READ_DATA;
 46
 47
                        end
 48
```

After Debugging:

```
else begin //mosi =1 , ssn =0

if (received_address)

ns = READ_DATA; // FIXED changed from read addr to data
else

ns = READ_ADD; // FIXED changed from read data to addr

end

else begin

rx_valid <= 1;
counter <= 9; /// BUG FIXED

end
```

SPI_Slave Golden:

```
module spi_golden (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
localparam IDLE
                     = 3'b000;
localparam WRITE
                     = 3'b001;
localparam CHK_CMD = 3'b010;
localparam READ_ADD = 3'b011;
localparam READ_DATA = 3'b100;
input MOSI,SS_n,clk,rst_n,tx_valid ;
input [7:0] tx data;
output reg [9:0] rx_data;
output reg MISO,rx_valid;
reg read_addr_received ; // law b 1 y3ni yroh ygeb l data law b zero yero7 ll
address
reg [3:0] counter; //tracks how many bits we've received
reg [2:0] current state, next state;
always @(posedge clk) begin
    if (~rst n)
        current_state <= IDLE ;</pre>
    else
        current state <= next state ;</pre>
end
always @(*) begin
    case (current_state)
        IDLE: begin
            if (SS n == 0 ) next state = CHK CMD;
            else next_state = IDLE;
        CHK_CMD: begin
            if (SS_n == 0 \&\& MOSI == 1) begin
                if (read addr received)
                    next_state = READ_DATA;
                else
                    next_state = READ_ADD;
            end else if (SS_n == 0 && MOSI == 0) begin
                next state = WRITE;
            else if (SS n) begin
```

```
next_state = IDLE ;
        WRITE: begin
             if (SS_n == 1)
                 next_state = IDLE;
             else
                 next_state = WRITE;
        READ_ADD: begin
             if (SS_n == 1) begin
                 next_state = IDLE;
             else
                 next_state = READ_ADD;
        READ_DATA: begin
            if (SS_n == 1)
                 next_state = IDLE;
             else
                 next_state = READ_DATA;
        end
        default: next_state = IDLE;
    endcase
//Output logic always block
always @(posedge clk) begin
    if (!rst_n) begin
        counter <= 0;</pre>
        rx_data <= 0;</pre>
        read_addr_received <= 0;</pre>
        MISO <= 1'b0;
        rx_valid <= 0;</pre>
    else begin
        case (current_state)
IDLE: begin
             rx_valid <= 0;</pre>
CHK_CMD: counter <= 10;</pre>
```

```
WRITE: begin
    if (counter >0) begin
              rx_data[counter-1] <= MOSI;</pre>
              counter <= counter - 1;</pre>
              else rx valid <= 1;
READ_ADD: begin
         if (counter >0) begin
                       rx_data[counter-1] <= MOSI;</pre>
                       counter <= counter - 1;</pre>
         else begin
                       rx_valid <= 1;</pre>
                       read_addr_received <= 1;</pre>
READ_DATA: begin
    if (tx_valid) begin
         rx_valid<=0;</pre>
         if (counter >0) begin
              MISO <= tx_data[counter-1];</pre>
              counter <= counter - 1;</pre>
         else read_addr_received<=0;</pre>
    else begin
         if (counter>0) begin
              rx_data[counter-1] <= MOSI;</pre>
              counter <= counter - 1;</pre>
         else begin
              rx_valid <= 1;</pre>
              counter<=9;
end
default: begin
              counter <= 0;</pre>
              MISO <= 1'b0;
              end
```

```
endcase
end
end
end
end
end
```

SPI_Slave Interface:

```
interface SPI_interface ( clk);
input clk;
logic rst_n;
logic MOSI;
logic MISO;
logic SS_n;
logic tx_valid;
logic [7:0] tx_data;
logic [9:0] rx_data;
logic rx_valid;
logic rx_valid;
logic [9:0] rx_data_golden;
logic rx_valid_golden;
logic MISO_golden;
endinterface
```

SPI _Slave shared pkg:

```
package SPI_shared_pkg;
  bit[5:0] count;
  logic [10:0] arr_of_data;
  bit is_read;
  bit have_address_to_read;
  int limit;
endpackage
```

SPI_Slave Config:

```
package SPI_config_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"

class SPI_config extends uvm_object;
ivvm_object_utils(SPI_config)
```

```
virtual SPI_interface SPI_vif;
uvm_active_passive_enum is_active;

function new(string name = "SPI_config");
    super.new(name);
endfunction

endclass
endpackage
```

SPI_Slave environment:

```
package SPI_env_pkg;
`include "uvm macros.svh"
import uvm_pkg::*;
import SPI agent pkg::*;
import SPI_coverage_pkg::*;
import SPI_scoreboard_pkg::*;
class SPI_env extends uvm_env;
`uvm component utils(SPI env);
SPI_agent agt;
SPI scoreboard sb;
SPI coverage cov;
function new(string name = "SPI env" , uvm component parent = null);
 super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
super.build phase(phase);
agt = SPI_agent::type_id::create("agt",this);
sb = SPI_scoreboard::type_id::create("sb",this);
cov = SPI_coverage::type_id::create("cov",this);
endfunction
function void connect_phase(uvm_phase phase);
super.connect phase(phase);
agt.agent_analport.connect(sb.sb_export);
agt.agent_analport.connect(cov.cov_export);
endfunction
endclass
```

SPI_Slave Agent:

```
package SPI agent pkg;
import uvm_pkg::*;
import SPI sequencer pkg::*;
import SPI driver pkg::*;
import SPI_monitor_pkg::*;
import SPI_config_pkg::*;
import SPI_seq_item_pkg::*;
`include "uvm macros.svh"
class SPI agent extends uvm agent;
`uvm component utils(SPI agent)
SPI_sequencer sqr;
SPI_driver driv;
SPI_monitor mon;
SPI config SPI cfg;
uvm analysis port #(SPI seg item) agent analport;
function new(string name = "SPI agent" , uvm component parent = null);
 super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
super.build phase(phase);
if(!uvm_config_db#(SPI_config):: get(this,"","Config_key",SPI_cfg))begin
`uvm_fatal("build_phase","unable to get configuration object");
end
mon = SPI_monitor ::type_id::create("mon",this);
agent analport = new("agent analport",this);
if(SPI_cfg.is_active == UVM_ACTIVE) begin
    sqr = SPI_sequencer::type_id::create("sqr",this);
    driv = SPI_driver::type_id::create("driv",this);
end
endfunction
function void connect_phase(uvm_phase phase);
super.connect_phase(phase);
mon.SPI vif = SPI cfg.SPI vif;
mon.mon_ap.connect(agent_analport);
```

SPI Slave Coverage:

```
package SPI_coverage_pkg;
import uvm pkg::*;
`include "uvm macros.svh"
import SPI_seq_item_pkg::*;
import SPI shared pkg::*;
class SPI_coverage extends uvm_component;
`uvm component utils(SPI coverage)
uvm analysis export #(SPI seq item) cov export;
uvm_tlm_analysis_fifo #(SPI_seq_item) cov_fifo;
SPI seq item seq item cov;
covergroup cov_cg ;
rx_data_cp: coverpoint seq_item_cov.rx_data[9:8] iff(seq_item_cov.rst_n){
  bins b00 = \{2'b00\};
  bins b01 = \{2'b01\};
  bins b10 = \{2'b10\};
  bins b11 = \{2'b11\};
  bins trans 00 01 = (2'b00 => 2'b01);//write addreess to write data
  bins trans 10 11 = (2'b10 => 2'b11); //read address to write data
  bins trans_00_00 = (2'b00 => 2'b00); // hold
  bins trans 01 \ 01 = (2'b01 \Rightarrow 2'b01); // hold
  bins trans 10 10 = (2'b10 => 2'b10); // hold
  bins trans_11_11 = (2'b11 => 2'b11); // hold
 SS n cp: coverpoint seq item cov.SS n iff(seq item cov.rst n){
    bins normal transaction = (1 \Rightarrow 0[*13] \Rightarrow 1);
    bins extended_transaction = (1 => 0[*23] => 1);
 }
MOSI cp: coverpoint seq item cov.MOSI {
```

```
bins write addr = (0 \Rightarrow 0 \Rightarrow 0);
    bins write data = (0 \Rightarrow 0 \Rightarrow 1);
    bins read addr = (1 \Rightarrow 1 \Rightarrow 0);
    bins read data = (1 \Rightarrow 1 \Rightarrow 1);
SSn MOSI cross: cross SS n cp, MOSI cp iff(seq item cov.rst n){
     ignore_bins illegal_cross = binsof(SS_n_cp.normal_transaction) &&
binsof(MOSI cp.read data)
                     || binsof(SS_n_cp.extended transaction) &&
binsof(MOSI_cp.write_addr)
                     || binsof(SS n cp.normal transaction) &&
binsof(MOSI cp.write_addr)
                     || binsof(SS n cp.extended transaction) &&
binsof(MOSI cp.read data)
                     || binsof(SS n cp.extended transaction) &&
binsof(MOSI cp.write data)
                     || binsof(SS n cp.extended transaction) &&
binsof(MOSI cp.read addr);
endgroup
function new(string name = "SPI_coverage" , uvm_component parent = null);
    super.new(name, parent);
            seq_item_cov = SPI_seq_item::type_id::create("seq_item_cov");
            cov cg = new();
    endfunction
function void build phase(uvm_phase phase);
    super.build phase(phase);
         cov_export =new("cov_export",this);
         cov_fifo =new("cov_fifo",this);
  endfunction
function void connect phase(uvm phase phase);
super.connect phase(phase);
      cov export.connect(cov fifo.analysis export);
endfunction
task run phase(uvm phase phase);
super.run phase(phase);
forever begin
    cov_fifo.get(seq_item_cov);
    cov_cg.sample();
end
```

```
endtask
endclass
endpackage
```

SPI Slave driver:

```
package SPI_driver_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import SPI_seq_item_pkg::*;
import SPI shared pkg::*;
class SPI driver extends uvm_driver #(SPI_seq_item);
`uvm component utils(SPI driver)
virtual SPI_interface SPI_vif;
SPI seq item stim seq item;
function new(string name = "SPI_driver", uvm_component parent = null);
    super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
            super.build phase(phase);
endfunction
task run phase(uvm phase phase);
    super.run_phase(phase);
    forever begin
        stim_seq_item = SPI_seq_item::type_id::create("stim_seq_item");
        seq_item_port.get_next_item(stim_seq_item);
            SPI vif.rst n = stim seq item.rst n;
            SPI_vif.tx_data = stim_seq_item.tx_data;
            SPI_vif.tx_valid = stim_seq_item.tx_valid;
            SPI_vif.SS_n = stim_seq_item.SS_n;
            SPI_vif.MOSI = stim_seq_item.MOSI_data;
            @(negedge SPI vif.clk);
            seq_item_port.item_done();
        end
 uvm_info("DRIVER", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
endtask
endclass
endpackage
```

SPI_Slave monitor:

```
package SPI_monitor_pkg;
`include "uvm macros.svh"
import uvm_pkg::*;
import SPI_seq_item_pkg::*;
import SPI shared pkg::*;
class SPI monitor extends uvm monitor;
    `uvm_component_utils(SPI_monitor)
    virtual SPI_interface SPI_vif;
    SPI_seq_item rsp_seq_item;
    uvm_analysis_port #(SPI_seq_item) mon_ap;
    function_new(string name = "SPI_monitor", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        mon_ap = new("mon_ap", this);
    endfunction
task run phase(uvm phase phase);
    super.run_phase(phase);
    forever begin
        rsp_seq_item = SPI_seq_item::type_id::create("rsp_seq_item");
        @(negedge SPI_vif.clk);
        // DUT inputs
        rsp_seq_item.rst_n = SPI_vif.rst_n;
rsp_seq_item.SS_n = SPI_vif.SS_n;
        rsp_seq_item.MOSI = SPI_vif.MOSI;
        rsp_seq_item.tx_data = SPI_vif.tx_data;
        rsp_seq_item.tx_valid = SPI_vif.tx_valid;
        // DUT outputs
        rsp_seq_item.MISO = SPI_vif.MISO;
        rsp_seq_item.rx_data = SPI_vif.rx_data;
        rsp_seq_item.rx_valid = SPI_vif.rx_valid;
```

```
// Golden model outputs
    rsp_seq_item.MISO_golden = SPI_vif.MISO_golden;
    rsp_seq_item.rx_data_golden = SPI_vif.rx_data_golden;
    rsp_seq_item.rx_valid_golden = SPI_vif.rx_valid_golden;

    // send to scoreboard and coverage
    mon_ap.write(rsp_seq_item);

`uvm_info("MONITOR", rsp_seq_item.convert2string(), UVM_HIGH)
    end
endtask
endclass
endpackage
```

SPI_Slave seq item:

```
package SPI seq item pkg;
import SPI_shared_pkg::*;
`include "uvm_macros.svh"
import uvm pkg::*;
class SPI_seq_item extends uvm_sequence_item;
`uvm_object_utils(SPI_seq_item)
bit clk;
rand logic MOSI , SS_n, rst_n, tx_valid;
rand logic [7:0] tx_data;
rand logic [10:0] MOSI_data; // 11-bit array
// DUT outputs
logic [9:0] rx_data;
logic MISO, rx_valid;
// Golden model outputs
logic [9:0] rx data golden;
logic MISO_golden, rx_valid_golden;
function new(string name = "SPI_seq_item");
    super.new(name);
endfunction
function string convert2string();
```

```
return $sformatf("rst n=%0b, SS n=%0b, MOSI data=0x%0h, tx data=0x%0h,
tx valid=%0b | DUT: MISO=%0b rx data=0x%0h rx valid=%0b | GOLD: MISO=%0b
rx_data=0x%0h rx_valid=%0b",
                     rst n, SS n, MOSI data, tx data, tx valid,
                     MISO, rx_data, rx_valid,
                     MISO_golden, rx_data_golden, rx_valid_golden);
endfunction
function string convert2string stimulus();
    return $sformatf("rst_n=%0b, SS_n=%0b, MOSI_data=0x%0h, tx_data=0x%0h,
tx valid=%0b",
                     rst n, SS n, MOSI data, tx data, tx valid);
endfunction
constraint reset_constraint {
    rst_n dist { 0 := 5, 1 := 95 };
constraint valid MOSI command {
           MOSI_data[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111};
constraint ready_to_read {
           if(count>=15) tx valid ==1;
            else tx_valid == 0;
function void post_randomize();
       if(count == 0) arr of data = MOSI data;
     is read = (arr of data[10:8] == 3'b111)? 1:0;
            limit = (is read)? 23:13;
            SS n = (count == limit)? 1:0;
            if(arr of data[10:8] == 3'b110) have address to read = 1'b1;
            if (is read | (!rst n)) have address to read = 1'b0;
            if((count > 0) && (count < 12)) begin
                MOSI = arr of data [11-count];
            end
            //count
            if (!rst_n) begin
               count = 0;
```

```
end
    else begin
        if (count == limit) count = 0;
        else count++;
    end

endfunction
endclass
endpackage
```

SPI_Slave sequence:

```
package SPI_sequence_pkg;
`include "uvm macros.svh"
import uvm pkg::*;
import SPI_seq_item_pkg::*;
import SPI_sequencer_pkg::*;
class SPI reset_sequence extends uvm_sequence #(SPI_seq_item);
`uvm object utils(SPI reset sequence);
SPI_seq_item seq_item ;
function new (string name = "SPI_reset_sequence");
    super.new(name);
endfunction
task body();
seq_item =SPI_seq_item::type_id::create("seq_item");
start_item(seq_item);
seq_item.rst_n=0;
//inputs
seq item.MOSI =0;
seq_item.SS_n =0;
seq_item.tx_valid=0;
seq_item.tx_data=0;
//outputs from DUT
seq item.rx valid=0;
seq_item.rx_data=0;
seq_item.MISO=0;
//outputs from Golden model
seq_item.rx_data_golden=0;
seq item.rx valid golden=0;
seq_item.MISO_golden=0;
finish item(seq item);
```

```
endtask
endclass
class SPI main sequence extends uvm_sequence #(SPI_seq_item);
`uvm_object_utils(SPI_main_sequence);
SPI_seq_item seq_item ;
function new (string name = "SPI_main_sequence");
    super.new(name);
endfunction
task body();
repeat(5000) begin
    seq_item =SPI_seq_item::type_id::create("seq_item");
    start_item(seq_item);
    assert(seq_item.randomize());
    finish_item(seq_item);
end
endtask
endclass
endpackage
```

SPI_Slave Sequencer:

```
package SPI_sequencer_pkg;
  include "uvm_macros.svh"
  import uvm_pkg::*;
  import SPI_seq_item_pkg::*;

class SPI_sequencer extends uvm_sequencer #(SPI_seq_item);
  `uvm_component_utils(SPI_sequencer)

function new (string name = "SPI_sequencer",uvm_component parent = null);
    super.new(name,parent);
endfunction

endclass
endpackage
```

SPI_Slave ScoreBoard:

```
package SPI scoreboard pkg;
import uvm_pkg::*;
include "uvm_macros.svh"
import SPI seq item pkg::*;
class SPI scoreboard extends uvm scoreboard;
`uvm component utils(SPI scoreboard)
uvm_analysis_export #(SPI_seq_item) sb_export;
uvm_tlm_analysis_fifo #(SPI_seq_item) sb_fifo;
SPI_seq_item seq_item_sb;
int error count = 0;
int correct_count = 0;
function new(string name = "SPI_scoreboard", uvm_component parent = null);
    super.new(name, parent);
endfunction
function void build phase(uvm phase phase);
    super.build_phase(phase);
    sb export = new("sb export", this);
    sb fifo = new("sb fifo", this);
endfunction
function void connect_phase(uvm_phase phase);
    super.connect phase(phase);
    sb_export.connect(sb_fifo.analysis_export);
endfunction
task run_phase(uvm_phase phase);
    super.run phase(phase);
    forever begin
        sb fifo.get(seq item sb);
        check data(seq item sb);
    end
endtask
task check data(SPI seq item item);
if (item.rx data !== item.rx data golden) begin
error_count++;
    `uvm error("SCOREBOARD", $sformatf("rx data Mismatch - Expected: 0x%0h, Got:
0x%0h | %s",
                    item.rx data golden, item.rx data, item.convert2string()))
```

```
end
else correct count++;
if (item.rx valid !== item.rx valid golden) begin
error count++;
    `uvm error("SCOREBOARD", $sformatf("rx valid Mismatch - Expected: %0b, Got:
%0b | %s",
                  item.rx_valid_golden, item.rx_valid, item.convert2string()))
   end
else correct count++;
if (item.MISO !== item.MISO golden) begin
error_count++;
   `uvm error("SCOREBOARD", $sformatf("MISO Mismatch - Expected: %0b, Got: %0b |
                  item.MISO_golden, item.MISO, item.convert2string()))
   end
else correct count++;
endtask
function void report_phase(uvm_phase phase);
super.report_phase(phase);
   `uvm info("SCOREBOARD", "========= SCOREBOARD REPORT
========, UVM NONE)
   `uvm_info("SCOREBOARD", $sformatf("Total Checked: %0d", correct_count +
error_count), UVM_NONE)
   `uvm_info("SCOREBOARD", $sformatf("Passed: %0d", correct_count),
UVM NONE)
    `uvm info("SCOREBOARD", $sformatf("Failed: %0d", error count),
UVM NONE)
    `uvm info("SCOREBOARD",
"===========", UVM NONE)
endfunction
endclass
endpackage
```

SPI_Slave test:

```
package SPI_test_pkg;
  include "uvm_macros.svh"
  import uvm_pkg::*;
  import SPI_env_pkg::*;
  import SPI_config_pkg::*;
```

```
import SPI_sequence_pkg::*;
class SPI_test extends uvm_test;
`uvm_component_utils(SPI_test)
SPI_env env;
SPI_config SPI_config_obj;
SPI main sequence main seq;
SPI_reset_sequence reset_seq;
virtual SPI_interface SPI_vif ;
function new(string name = "SPI_test" , uvm_component parent = null);
 super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
super.build_phase(phase);
env= SPI_env::type_id::create("env",this);
SPI_config_obj = SPI_config::type_id::create("SPI_config_obj");
main seq = SPI main sequence::type id::create("main seq");
reset_seq = SPI_reset_sequence::type_id::create("reset_seq");
if(!uvm_config_db#(virtual SPI_interface):: get(this,"","Config_key",
SPI_config_obj.SPI_vif ))begin
`uvm_fatal("build_phase","unable to get virtual interface")
end
uvm_config_db#(SPI_config)::set(this, "*", "Config_key", SPI_config_obj);
SPI config obj.is active = UVM ACTIVE;
endfunction
task run phase(uvm phase phase);
super.run_phase (phase);
phase.raise_objection(this);
`uvm_info("run_phase","reset asserted.",UVM_LOW)
reset seq.start(env.agt.sqr);
 uvm_info("run_phase","reset deasserted.",UVM_LOW)
`uvm_info("run_phase","stimulus generation started",UVM_LOW)
main_seq.start(env.agt.sqr);
 uvm_info("run_phase","stimulus generation ended",UVM_LOW)
phase.drop_objection(this);
endtask
endclass
```

SPI_Slave Top:


```
module SPI top();
import uvm_pkg::*;
import SPI_test_pkg::*;
`include "uvm macros.svh"
bit clk;
initial begin
    clk = 0;
    forever #1 clk = ~clk;
end
SPI_interface SPI_if(clk);
SLAVE DUT (SPI_if.MOSI,SPI_if.MISO,SPI_if.SS_n,SPI_if.clk,SPI_if.rst_n,
          SPI_if.rx_data, SPI_if.rx_valid, SPI_if.tx_data, SPI_if.tx_valid
);
spi golden golden ref
(SPI_if.MOSI,SPI_if.MISO_golden,SPI_if.SS_n,SPI_if.clk,SPI_if.rst_n,
        SPI_if.rx_data_golden, SPI_if.rx_valid_golden, SPI_if.tx_data, SPI_if.tx_val
id);
initial begin
   uvm_config_db#(virtual SPI_interface)::set(null, "uvm_test_top",
"Config_key", SPI_if);
    run_test("SPI_test");
end
endmodule
```


Run.do File:

```
≡ run.do
               ■ SPI_coverage_report.txt

 run.do
      vlib work
      vlog -work work SPI_slave.sv +define+SIM
      vlog -work work SPI golden.v
      vlog -work work SPI_interface.sv
      vlog -work work SPI shared pkg.sv
      vlog -work work SPI seq item.sv
      vlog -work work SPI sequence.sv
      vlog -work work SPI_config_object.sv
      vlog -work work SPI_sequencer.sv
      vlog -work work SPI driver.sv
      vlog -work work SPI monitor.sv
      vlog -work work SPI agent.sv
      vlog -work work SPI_scoreboard.sv
      vlog -work work SPI coverage.sv
      vlog -work work SPI env.sv
      vlog -work work SPI_test.sv
      vlog -work work SPI_top.sv
      vsim -voptargs=+acc work.SPI top -classdebug -uvmcontrol=all -cover -sv seed random
      add wave -position insertpoint sim:/SPI top/SPI if/*
      add wave -position insertpoint sim:/SPI_top/DUT/*
      coverage save SPI_coverage.ucdb -onexit
      run -all
      vcover report SPI_coverage.ucdb -details -annotate -all -output SPI_coverage_report.txt
 27
```

QuestaSim Snippets:







Name	Assertion Type	Language	Enable	Failure Count	Pass Count	A
\(\text{/uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/immed1735} \)	Immediate	SVA	on	0	0	,
/uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/immed1775	Immediate	SVA	on	0	0)
▲ /SPI_sequence_pkg::SPI_main_sequence::body/#ublk#33843783#45/immed_48	Immediate	SVA	on	0	1	
SPI_top/DUT/assert_assert_reset	Concurrent	SVA	on	0	1	
/SPI_top/DUT/assertwrite_add_seq	Concurrent	SVA	on	0	1	
SPI_top/DUT/assertwrite_data_seq	Concurrent	SVA	on	0	1	
▲ /SPI_top/DUT/assertread_add_seq	Concurrent	SVA	on	0	1	
SPI_top/DUT/assertread_data_seq	Concurrent	SVA	on	0	1	
SPI_top/DUT/assertidle_to_check_cmd	Concurrent	SVA	on	0	1	
SPI_top/DUT/assertcheck_cmd_to_write	Concurrent	SVA	on	0	1	
SPI_top/DUT/assertcheck_cmd_to_read_addr	Concurrent	SVA	on	0	1	
SPI_top/DUT/assertcheck_cmd_to_read_data	Concurrent	SVA	on	0	1	
SPI_top/DUT/assert_write_to_idle	Concurrent	SVA	on	0	1	
SPI_top/DUT/assertread_add_to_idle	Concurrent	SVA	on	0	1	
/SPI_top/DUT/assertread_data_to_idle	Concurrent	SVA	on	0	1	

Coverage report:

RAM CODES:

Design after debugging + Assertions:

```
module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
  input [9:0] din;
  input clk, rst_n, rx_valid;
  output reg [7:0] dout;
  output reg tx valid;
  reg [7:0] MEM[255:0];
  reg [7:0] Rd_Addr, Wr_Addr;
  always @(posedge clk) begin
   if (~rst n) begin
      dout <= 0;
      tx valid <= 0;</pre>
      Rd_Addr <= 0;</pre>
      Wr Addr <= 0;
    end else begin
      if (rx_valid) begin // mkntsh mawgoda
        case (din[9:8])
          2'b00: Wr_Addr <= din[7:0];
          2'b01: MEM[Wr Addr] <= din[7:0];
          2'b10: Rd Addr <= din[7:0];
          2'b11: dout <= MEM[Rd Addr]; //rd instead of wr</pre>
          default: dout <= 0;</pre>
        endcase
      tx_valid <= (din[9] && din[8] && rx_valid) ? 1'b1 : 1'b0;</pre>
    end
  end
//ASSERTIONS
  property reset_sva;
    @(posedge clk) !rst_n |-> ##1 (tx_valid == 0 && dout == 0);
  endproperty
  assert property (reset_sva);
  cover property (reset_sva);
 property tx_valid_low;
```

```
@(posedge clk) disable iff(!rst_n) (din[9:8] inside {2'b00,2'b01,2'b10}) |->
##1 tx_valid==0;
  endproperty
  assert property (tx_valid_low);
  cover property (tx_valid_low);
  property tx valid high;
    @(posedge clk) disable iff (!rst_n) (din[9:8] == 2'b11) |=> ##[1:$] $rose(
        tx valid
    ) ##[1:$] $fell(
        tx_valid
    );
  endproperty
  assert property (tx_valid_high);
  cover property (tx_valid_high);
  property write_operation;
    \emptyset(posedge clk) disable iff (!rst n) (din[9:8] == 2'b00) |=> ##[1:$] (din[9:8]
== 2'b01);
 endproperty
  assert property (write_operation);
  cover property (write_operation);
  property read_operation;
    @(posedge\ clk)\ disable\ iff\ (!rst_n)\ (din[9:8] == 2'b10) |=> \##[1:$]\ (din[9:8]
== 2'b11);
 endproperty
  assert property (read_operation);
  cover property (read_operation);
endmodule
```

Bugs Report:

- $\circ\hspace{0.1cm}$ Ram was reading from the write address.
- Missing begin, end.

Before Debugging:

After Debugging:

```
if (rx_valid) begin // mkntsh mawgoda
case (din[9:8])
2'b00: Wr_Addr <= din[7:0];
2'b01: MEM[Wr_Addr] <= din[7:0];
2'b10: Rd_Addr <= din[7:0];
2'b11: dout <= MEM[Rd_Addr]; //rd instead of wr
default: dout <= 0;
endcase
end</pre>
```

RAM GoldenModel:

```
module RAM_golden (clk,rst_n,din,rx_valid,dout,tx_valid);
parameter MEM_DEPTH =256 ;
parameter ADDR_SIZE =8 ;
input clk,rst_n,rx_valid;
input [9:0]din;
output reg [7:0]dout;
output reg tx_valid;

reg[7:0] write_addr;
reg [7:0] read_addr;
reg [7:0] mem [MEM_DEPTH-1:0]; //memory in hexa so (00)=8'b0 >>in mem.txt

always @(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
        dout<=8'b0;
        tx_valid <= 1'b0;
        read addr<= 8'b0;</pre>
```

```
write_addr<= 8'b0;</pre>
  end
  else begin
    if (rx_valid) begin
       case (din[9:8])
         2'b00: begin
           write addr<=din[7:0]; //hold</pre>
           tx_valid <= 1'b0;</pre>
         end
         2'b01: begin
           mem[write_addr]<=din[7:0]; //write</pre>
           tx_valid <= 1'b0;</pre>
         end
         2'b10: begin
           read_addr<=din[7:0];</pre>
           tx_valid <= 1'b0;</pre>
         end
         2'b11: begin
           dout <= mem[read addr]; //read</pre>
           tx_valid <= 1'b1;</pre>
         end
         default: begin
           dout <= 0;
           tx valid <= 0;</pre>
         end
       endcase
    end
    else begin
      tx_valid <= 1'b0;</pre>
    end
    //tx_valid <= (din[9] && din[8] && rx_valid) ? 1'b1 : 1'b0;
  end
end
endmodule
```

RAM interface:

```
interface RAM_interface(clk);
  input clk;
  logic rst_n, rx_valid;
  logic [9:0] din;
  logic [7:0] dout;
```

```
logic tx_valid;
logic [7:0] dout_golden;
logic tx_valid_golden;
endinterface
```

RAM Config:

RAM Seq Item:

```
package RAM_seq_item_pkg;
`include "uvm_macros.svh"
import uvm_pkg::*;
class RAM_seq_item_c extends uvm_sequence_item;
`uvm_object_utils(RAM_seq_item_c)
parameter MEM_DEPTH = 256;
parameter ADDR_SIZE = 8;
rand logic rst_n,rx_valid;
rand logic [9:0] din;
logic tx_valid;
logic [7:0] dout;
logic tx_valid_golden;
logic [7:0] dout_golden;
function new(string name = "RAM_seq_item_c");
        super.new(name);
endfunction
```

RAM Read Sequence:

```
package RAM_rd_seq_pkg;
`include "uvm macros.svh"
import uvm pkg::*;
import RAM_seq_item_pkg::*;
class RAM_rd_seq_c extends uvm_sequence #(RAM_seq_item_c);
`uvm_object_utils(RAM_rd_seq_c)
RAM_seq_item_c RAM_seq_item_obj;
function new(string name = "RAM_rd_seq_c");
            super.new(name);
endfunction
task body();
    bit [1:0] prev_cmd = 2'b00;
        repeat(10000) begin
                RAM_seq_item_obj =
RAM_seq_item_c::type_id::create("RAM_seq_item_obj");
                start item(RAM seg item obj);
                    if(prev_cmd == 2'b10) begin
```

RAM Write Sequence:

```
package RAM_wr_seq_pkg;
`include "uvm macros.svh"
import uvm pkg::*;
import RAM_seq_item_pkg::*;
class RAM_wr_seq_c extends uvm_sequence #(RAM_seq_item_c);
`uvm object utils(RAM wr seq c)
RAM_seq_item_c RAM_seq_item_obj;
function new(string name = "RAM_wr_seq_c");
            super.new(name);
endfunction
task body();
   bit [1:0] prev_cmd = 2'b00;
     repeat(10000) begin
        RAM_seq_item_obj = RAM_seq_item_c::type_id::create("RAM_seq_item_obj");
            start_item(RAM_seq_item_obj);
                if(prev cmd==2'b00) begin
                    assert(RAM_seq_item_obj.randomize() with {din[9:8] inside
{2'b00, 2'b01}; rx_valid == 1;});
                    if(!RAM seq item obj.randomize()) begin
                        $display("ERROR: Randomization of write only failed at
iteration %0d", $time);
```

RAM Read&Write Sequence:

```
package RAM rd wr seg pkg;
`include "uvm_macros.svh"
import uvm pkg::*;
import RAM seq item pkg::*;
class RAM rd wr seq c extends uvm sequence #(RAM seq item c);
`uvm_object_utils(RAM_rd_wr_seq_c)
RAM_seq_item_c RAM_seq_item_obj;
function new(string name = "RAM_rd_wr_seq_c");
            super.new(name);
endfunction
task body();
   bit [1:0] prev_cmd;
        repeat(100) begin
                RAM_seq_item_obj =
RAM_seq_item_c::type_id::create("RAM_seq_item_obj");
                if(prev_cmd==2'b00) begin
                    assert(RAM_seq_item_obj.randomize() with {din[9:8] inside
{2'b00,2'b01}; rx valid==1;});
                else if(prev cmd==2'b01) begin
                    assert(RAM_seq_item_obj.randomize() with{ din[9:8] dist
{2'b00:= 40, 2'b10:=60}; rx_valid==1;});
                end
                else if(prev_cmd==2'b10) begin
```

```
assert(RAM_seq_item_obj.randomize() with {din[9:8] inside
{2'b11,2'b01}; rx valid==1;});
                end
                else if(prev cmd==2'b11) begin
                    assert(RAM_seq_item_obj.randomize() with{ din[9:8] dist
{2'b00:= 60, 2'b10:=40}; rx_valid==1;});
                end
                else begin //default
                assert(RAM seq item obj.randomize() with {din[9:8] == 2'b00;
rx_valid == 1;});
                start item(RAM seq item obj);
                finish_item(RAM_seq_item_obj);
                assert(!RAM seq item obj.randomize());
 uvm_info("WRITE_READ_SEQ", $sformatf("CMD=%b (prev=%b) DATA/ADDR=%h",
RAM_seq_item_obj.din[9:8], prev_cmd, RAM_seq_item_obj.din[7:0]), UVM_LOW)
                prev_cmd = RAM_seq_item_obj.din[9:8];
            end
            end
        endtask
    endclass
endpackage
```

RAM Reset Seq:

```
package RAM_rst_seq_pkg;
   include "uvm_macros.svh"
import uvm_pkg::*;
import RAM_seq_item_pkg::*;

class RAM_rst_seq_c extends uvm_sequence #(RAM_seq_item_c);
        `uvm_object_utils(RAM_rst_seq_c)
        RAM_seq_item_c RAM_seq_item_obj;

function new(string name = "RAM_rst_seq_c");
        super.new(name);
endfunction

task body();
        RAM_seq_item_obj = RAM_seq_item_c::type_id::create("RAM_seq_item_obj");
        start_item(RAM_seq_item_obj);
        RAM seq_item_obj.rst n=0;
```

```
RAM_seq_item_obj.rx_valid=0;
    RAM_seq_item_obj.din=0;
    RAM_seq_item_obj.dout=0;
    RAM_seq_item_obj.tx_valid=0;
    finish_item(RAM_seq_item_obj);
endtask
endclass
endpackage
```

RAM Main Seq:

```
package RAM_main_seq_pkg;
`include "uvm macros.svh"
import uvm pkg::*;
import RAM_seq_item_pkg::*;
class RAM_main_seq_c extends uvm_sequence #(RAM_seq_item_c);
`uvm_object_utils(RAM_main_seq_c)
RAM_seq_item_c RAM_seq_item ;
function new (string name = "RAM_main_seq_c");
            super.new(name);
endfunction
task body();
        repeat(10000) begin
            RAM_seq_item = RAM_seq_item_c::type_id::create("RAM_seq_item");
            start_item(RAM_seq_item);
            assert (RAM_seq_item.randomize());
            finish item(RAM seq item);
        end
        endtask
    endclass
endpackage
```

RAM Sequencer:

```
package RAM_sequencer_pkg;
import uvm_pkg::*;
```

RAM Coverage:

```
package RAM_coverage_pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import RAM_seq_item_pkg::*;
class RAM_coverage_c extends uvm_component;
`uvm_component_utils(RAM_coverage_c)
uvm analysis port #(RAM seq item c) cov export;
uvm tlm analysis fifo #(RAM seq item c) cov fifo;
RAM_seq_item_c RAM_seq_item_obj;
virtual RAM interface RAM if;
covergroup RAM coverage;
        din_cp: coverpoint RAM_seq_item_obj.din [9:8] {
                bins write_addr = {2'b00};
                bins write data = {2'b01};
                bins read_addr = {2'b10};
                bins read data = {2'b11};
        transaction_order_cp: coverpoint RAM_seq_item_obj.din[9:8]{
                bins wa to wd = (2'b00 \Rightarrow 2'b01);
                bins ra_to_rd = (2'b10 => 2'b11);
                bins wa wd ra rd = (2'b00 \Rightarrow 2'b01 \Rightarrow 2'b10 \Rightarrow 2'b11);
        rx_valid_cp: coverpoint RAM_seq_item_obj.rx_valid {
                bins low = \{0\};
                bins high = \{1\};
```

```
cross din rx: cross din cp, rx valid cp {
                ignore bins read opo = binsof(din cp.read data)&&
binsof(rx valid cp.low);
        tx valid cp: coverpoint RAM seq item obj.tx valid {
                bins low = \{0\};
                bins high = \{1\};
        cross din tx: cross din cp,tx valid cp {
                ignore_bins loW_din =binsof(tx_valid_cp.low) &&
binsof(din cp.read data);
                ignore_bins high_wr_addr =binsof(tx_valid_cp.high) &&
binsof(din_cp.write_addr);
                ignore_bins high_wr_data =binsof(tx_valid_cp.high) &&
binsof(din_cp.write_data);
            }
        endgroup
function new(string name = "RAM_coverage_c", uvm_component parent = null);
            super.new(name,parent);
            RAM coverage = new();
endfunction
function void build phase(uvm phase phase);
            super.build phase(phase);
            cov_export = new("cov_export",this);
            cov_fifo = new("cov_fifo", this);
            RAM seq item obj =
RAM_seq_item_c::type_id::create("RAM_seq_item_obj");
endfunction
function void connect_phase(uvm_phase phase);
            super.connect phase(phase);
            cov_export.connect(cov_fifo.analysis_export);
endfunction
task run_phase(uvm_phase phase);
            super.run phase(phase);
            forever begin
                cov_fifo.get(RAM_seq_item_obj);
                RAM_coverage.sample();
            end
```

```
endtask
endclass
endpackage
```

RAM environment:

```
package RAM_env;
`include "uvm macros.svh"
import uvm_pkg::*;
import RAM Scoreboard pkg::*;
import RAM_coverage_pkg::*;
import RAM agent pkg::*;
class RAM env extends uvm env;
`uvm component utils(RAM env)
RAM coverage c RAM cov;
RAM_agent RAM_agt;
RAM_Scoreboard RAM_sb;
function new(string name = "RAM_env", uvm_component parent = null);
            super.new(name,parent);
endfunction
function void build phase(uvm phase phase);
    super.build_phase(phase);
            RAM cov = RAM coverage c::type id::create("RAM cov",this);
            RAM_agt = RAM_agent::type_id::create("RAM_agt",this);
            RAM sb = RAM Scoreboard::type id::create("RAM sb",this);
endfunction
function void connect phase(uvm phase phase);
    super.connect_phase(phase);
            RAM_agt.agent_ap.connect(RAM_sb.sb_export);
            RAM_agt.agent_ap.connect(RAM_cov.cov_export);
endfunction
    endclass
endpackage
```

RAM Agent:

```
package RAM_agent_pkg;
include "uvm_macros.svh"
```

```
import uvm_pkg::*;
import RAM config pkg::*;
import RAM_sequencer_pkg::*;
import RAM seq item pkg::*;
import RAM_driver_pkg::*;
import RAM monitor::*;
class RAM_agent extends uvm_agent;
`uvm component utils(RAM agent)
RAM config RAM cfg;
RAM sequencer c RAM seq;
RAM_driver_c RAM_dri;
RAM monitor RAM mon;
uvm_analysis_port #(RAM_seq_item_c) agent_ap;
function new(string name = "RAM_agent", uvm_component parent = null);
            super.new(name,parent);
endfunction
function void build phase(uvm phase phase);
    super.build_phase(phase);
    if (!uvm_config_db#(RAM_config)::get(this, "", "Config_key", RAM_cfg)) begin
                `uvm_fatal("Build phase", "unable to get config obj in agent")
            end
        RAM_mon = RAM_monitor::type_id::create("RAM_mon",this);
        agent ap=new("agent ap",this);
        if(RAM cfg.is active == UVM ACTIVE) begin
        RAM_seq = RAM_sequencer_c::type_id::create("RAM_seq",this);
        RAM_dri = RAM_driver_c::type_id::create("RAM_dri",this);
    end
endfunction
function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
     RAM mon.RAM if=RAM cfg.RAM if;
    RAM_mon.mon_ap.connect(agent_ap);
    if(RAM cfg.is active == UVM ACTIVE) begin
        RAM_dri.RAM_if = RAM_cfg.RAM_if;
        RAM_dri.seq_item_port.connect(RAM_seq.seq_item_export);
```

```
end
endfunction
endclass
endpackage
```

RAM Driver:

```
package RAM_driver_pkg;
`include "uvm macros.svh"
import uvm pkg::*;
import RAM_seq_item_pkg::*;
import RAM config pkg::*;
class RAM driver c extends uvm driver #(RAM seg item c);
`uvm component utils(RAM driver c)
virtual RAM interface RAM if;
RAM seq item c RAM seq item obj;
function new (string name = "RAM driver c", uvm component parent = null);
            super.new(name,parent);
endfunction
task run_phase(uvm_phase phase);
    super.run_phase(phase);
        if (RAM if == null) begin
                 uvm_info("DRIVER", "RAM_if is null in driver; waiting for
assignment", UVM_LOW)
        wait (RAM if != null);
    forever begin
            RAM seq item obj =
RAM_seq_item_c::type_id::create("RAM_seq_item_obj");
            seq_item_port.get_next_item(RAM_seq_item_obj);
            @(posedge RAM_if.clk);
            // Drive DUT signals only after ensuring RAM_if is valid
            RAM if.rst n = RAM seg item obj.rst n;
            RAM_if.rx_valid = RAM_seq_item_obj.rx_valid;
            RAM if.din = RAM seq item obj.din;
            seq_item_port.item_done();
 uvm_info("Run phase", RAM_seq_item_obj.convert2string_stimulus(), UVM_HIGH)
            end
        endtask
```

```
endclass
endpackage
```

RAM Monitor:

```
package RAM_monitor;
`include "uvm macros.svh"
import uvm_pkg::*;
import RAM_seq_item_pkg::*;
class RAM monitor extends uvm monitor;
`uvm_component_utils(RAM_monitor)
virtual RAM interface RAM if;
RAM_seq_item_c RAM_seq_item_obj;
uvm analysis port #(RAM seq item c) mon ap;
function new(string name = "RAM_monitor", uvm_component parent = null);
            super.new(name,parent);
endfunction
function void build phase(uvm phase phase);
        super.build phase(phase);
            mon ap = new("mon ap", this);
endfunction
task run_phase(uvm_phase phase);
        super.run_phase(phase);
            // wait until the virtual interface handle is set by the agent/config
            if (RAM if == null) begin
                `uvm info("MON", "RAM if is null in monitor; waiting for
assignment", UVM_LOW)
            end
            wait (RAM_if != null);
        forever begin
                RAM seq item obj =
RAM_seq_item_c::type_id::create("RAM_seq_item_obj");
                @(posedge RAM if.clk);
                RAM_seq_item_obj.rst_n = RAM_if.rst_n;
                RAM_seq_item_obj.rx_valid = RAM_if.rx_valid;
                RAM seq item obj.din = RAM if.din;
                //DUT outputs
```

RAM ScoreBoard:

```
package RAM_Scoreboard_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import RAM_seq_item_pkg::*;
class RAM_Scoreboard extends uvm_scoreboard;
`uvm_component_utils(RAM_Scoreboard)
uvm_analysis_export #(RAM_seq_item_c) sb_export;
uvm_tlm_analysis_fifo #(RAM_seq_item_c) dut_fifo;
uvm_tlm_analysis_fifo #(RAM_seq_item_c) ref_fifo;
RAM_seq_item_c dut_item;
int error count = 0;
int correct_count = 0;
function new(string name = "RAM_Scoreboard", uvm_component parent = null);
      super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
      super.build_phase(phase);
      sb export=new("sb export",this);
      dut_fifo = new("dut_fifo", this);
endfunction
function void connect_phase(uvm_phase phase);
      super.connect phase(phase);
```

```
sb_export.connect(dut_fifo.analysis_export);
endfunction
task run phase(uvm phase phase);
   super.run_phase(phase);
     forever begin
       dut fifo.get(dut item);
       if ((dut item.dout !== dut item.dout) || (dut item.tx valid !==
dut item.tx valid)) begin
  `uvm_error("SCOREBOARD", $sformatf("Mismatch: DUT(dout=%0h, tx_valid=%0b) |
REF(dout=%0h, tx valid=%0b)",
                                         dut_item.dout, dut_item.tx_valid,
dut item.dout, dut item.tx valid))
         error_count++;
       end
       else correct_count++;
     end
   endtask
function void report_phase(uvm_phase phase);
   super.report phase(phase);
   `uvm info("SCOREBOARD", "========= SCOREBOARD REPORT
========, UVM NONE)
   `uvm_info("SCOREBOARD", $sformatf("Total Checked: %0d", correct_count +
error_count), UVM_NONE)
   `uvm info("SCOREBOARD", $sformatf("Passed:
                                                %0d", correct count),
UVM NONE)
    `uvm info("SCOREBOARD", $sformatf("Failed: %0d", error count),
UVM_NONE)
   `uvm info("SCOREBOARD",
"------, UVM NONE)
endfunction
 endclass
endpackage
```

RAM Test:

```
package RAM test pkg;
    import uvm pkg::*;
    `include "uvm macros.svh"
    import RAM env::*;
    import RAM_config_pkg::*;
    import RAM main seq pkg::*;
    import RAM rst seq pkg::*;
    import RAM_agent_pkg::*;
    import RAM rd seq pkg::*;
    import RAM_rd_wr_seq_pkg::*;
    import RAM wr seq pkg::*;
    class RAM test extends uvm test;
        `uvm_component_utils(RAM_test)
        RAM env env;
        RAM config RAM cfg;
        RAM main seq c RAM main seq;
        RAM rst seq c RAM rst seq;
        virtual RAM_interface RAM_if;
        RAM_rd_seq_c RAM_rd_seq;
        RAM rd wr seq c RAM rd wr seq;
        RAM wr seq c RAM wr seq;
        function new(string name = "RAM_test", uvm_component parent = null);
            super.new(name,parent);
        endfunction
        function void build phase (uvm phase phase);
            super.build phase(phase);
            env=RAM_env::type_id::create("env", this);
            RAM cfg=RAM config::type id::create("RAM cfg");
            RAM main seq=RAM main seq c::type id::create("RAM main seq");
            RAM_rst_seq=RAM_rst_seq_c::type_id::create("RAM_rst_seq");
RAM_rd_seq = RAM_rd_seq_c::type_id::create("RAM_rd_seq");
RAM rd wr seq = RAM rd wr seq c::type id::create("RAM rd wr seq");
RAM wr seq = RAM wr seq c::type id::create("RAM wr seq");
    if(!uvm config db #(virtual RAM interface)::get(this, "", "RAM if",
RAM cfg.RAM if))
```

RAM Top:

```
import uvm_pkg::*;
`include "uvm_macros.svh"
import RAM_test_pkg::*;
module RAM_top();
   bit clk;
    initial begin
        clk=0;
        forever #10 clk=~clk;
    end
    RAM_interface RAM_if (clk);
   RAM_golden goldenmodel(
        .din (RAM_if.din),
        .clk
                 (RAM if.clk),
        .rst_n (RAM_if.rst_n),
        .rx_valid(RAM_if.rx_valid),
                 (RAM_if.dout_golden),
        .tx_valid(RAM_if.tx_valid_golden)
    );
   RAM DUT(
```

```
.din (RAM_if.din),
    .clk (RAM_if.clk),
    .rst_n (RAM_if.rst_n),
    .rx_valid(RAM_if.rx_valid),
    .dout (RAM_if.dout),
    .tx_valid(RAM_if.tx_valid)
);

//RAM_assertions SVA(RAM_if);


initial begin
    uvm_config_db #(virtual RAM_interface)::set(null,"uvm_test_top",
"RAM_if", RAM_if);
    run_test("RAM_test");


end
endmodule
```


DO file:


```
≡ run.do
     vlib work
     vmap work work
     vlog -work work RAM.sv +define+SIM
     vlog -work work RAM interface.sv
     vlog -work work RAM goldenmodel.sv
     vlog -work work RAM Config.sv
     vlog -work work RAM_seq_item.sv
     vlog -work work RAM rd seq.sv
     vlog -work work RAM wr seq.sv
     vlog -work work RAM rd wr seq.sv
     vlog -work work RAM rst seq.sv
     vlog -work work RAM_main_seq.sv
     vlog -work work RAM driver.sv
     vlog -work work RAM mon.sv
     vlog -work work RAM agent.sv
     vlog -work work RAM sb.sv
     vlog -work work RAM_coverage.sv
     vlog -work work RAM env.sv
     vlog -work work RAM sequencer.sv
     vlog -work work RAM test.sv
     vlog -work work RAM_top.sv
     vsim -voptargs=+acc work.RAM_top -classdebug -uvmcontrol=all -cover -sv_seed random
     add wave -position insertpoint sim:/RAM_top/RAM_if/*
     add wave -position insertpoint sim:/RAM_top/DUT/*
     coverage save RAM_coverage.ucdb -onexit
     vcover report RAM_coverage.ucdb -details -annotate -all -output RAM_coverage_report.txt
```

QuestaSim Snippets:









Coverage report:

SPI_Slave_Wrapper:

Design + Assertions:

```
module SPI_Wrapper (MOSI,MISO,SS_n,clk,rst_n);
input MOSI, SS_n, clk, rst_n;
output MISO;
wire [9:0] rx_data_din;
         rx_valid;
wire
         tx valid;
wire [7:0] tx_data_dout;
RAM
      RAM_instance
                     (rx_data_din,clk,rst_n,rx_valid,tx_data_dout,tx_valid);
SLAVE SLAVE instance
(MOSI,MISO,SS_n,clk,rst_n,rx_data_din,rx_valid,tx_data_dout,tx_valid);
//ASSERTIONS
property assert_reset;
    @(posedge clk) (!rst_n) |=> (MISO=='0);
endproperty
assert property (assert_reset);
cover property (assert_reset);
property MISO_STABLE_NOT_READ;
 @(posedge clk) disable iff (!rst_n)
 $fell(SS_n) |=> (!MOSI) [*0:3] ##1 ($stable(MISO) throughout (!SS_n));
endproperty
assert property (MISO_STABLE_NOT_READ);
cover property (MISO_STABLE_NOT_READ);
endmodule
```

Wrapper Golden:

```
module SPI_Wrapper_golden ( MOSI, SS_n, clk, rst_n,MISO_golden);
input MOSI, SS_n, clk, rst_n;
output MISO_golden;
```

```
wire [9:0] rx_data_golden;//din
wire rx_valid_golden;
wire [7:0] dout_golden;//tx_data
wire tx_valid_golden;

spi_golden spi_golden (MOSI, MISO_golden,
SS_n,clk,rst_n,rx_data_golden,rx_valid_golden,
dout_golden[7:0], tx_valid_golden);

RAM_golden ram_golden (clk,rst_n,rx_data_golden, rx_valid_golden,dout_golden,
tx_valid_golden);
endmodule
```

Wrapper Interface:

```
interface SPI_Wrapper_interface (input bit clk);
logic rst_n;
logic MOSI;
logic MISO;
logic SS_n;
logic SS_n;
logic MISO_golden;
endinterface
```

Wrapper Shared Package:

```
package SPI_Wrapper_shared_pkg;
  bit [5:0] count = 0;
  bit read_data_flag=0;
  bit read_addr_flag=0;
  logic [10:0] arr_of_data=11'b0;
  bit is_read=0;
  bit have_address_to_read=0;
  int limit=13;
endpackage
```

Wrapper Config:

Wrapper Seq Item:

```
package SPI_Wrapper_seq_item_pkg;
  import SPI_shared_pkg::*;
  `include "uvm_macros.svh"
 import uvm pkg::*;
  class SPI_Wrapper_seq_item extends uvm_sequence_item;
    `uvm_object_utils(SPI_Wrapper_seq_item)
   bit clk;
    rand logic MOSI, SS_n, rst_n, tx_valid;
    rand logic [7:0] tx_data;
    rand logic [10:0] MOSI_data; // 11-bit array
    // DUT outputs
    logic [9:0] rx_data;
    logic MISO, rx_valid;
    // Golden model outputs
    logic [9:0] rx_data_golden;
    logic MISO_golden, rx_valid_golden;
```

```
function new(string name = "SPI_Wrapper_seq_item");
      super.new(name);
    endfunction
    function string convert2string();
      return $sformatf(
          "rst n=%0b, SS n=%0b, MOSI data=0x%0h, tx data=0x%0h, tx valid=%0b |
DUT: MISO=%0b rx_data=0x%0h rx_valid=%0b | GOLD: MISO=%0b rx_data=0x%0h
rx valid=%0b",
          rst_n,
          SS_n,
          MOSI data,
          tx_data,
          tx valid,
          MISO,
          rx_data,
          rx_valid,
          MISO_golden,
          rx data golden,
          rx_valid_golden
      );
    endfunction
    function string convert2string stimulus();
      return $sformatf(
          "rst n=%0b, SS n=%0b, MOSI data=0x%0h, tx data=0x%0h, tx valid=%0b",
          rst_n,
          SS_n,
          MOSI data,
          tx_data,
          tx valid
      );
    endfunction
    constraint reset_constraint {
      rst_n dist {
        0 := 5,
        1 := 95
      };
    constraint valid_MOSI_command {MOSI_data[10:8] inside {3'b000, 3'b001,
3'b110, 3'b111};}
    constraint ready to read {
```

```
if (count >= 15)
      tx valid == 1;
      else
      tx valid == 0;
    function void post randomize();
     if (count == 0) arr_of_data = MOSI_data;
     is read = (arr of data[10:8] == 3'b111) ? 1 : 0;
     limit = (is_read) ? 23 : 13;
      SS n = (count == limit) ? 1 : 0;
     if (arr of data[10:8] == 3'b110) have address to read = 1'b1;
      if (is_read || (!rst_n)) have_address_to_read = 1'b0;
      if ((count > 0) && (count < 12)) begin
       MOSI = arr of data[11-count];
      end
     //count
     if (!rst_n) begin
       count = 0;
      end else begin
       if (count == limit) count = 0;
       else count++;
      end
   endfunction
 endclass
endpackage
```

Wrapper Sequence:

```
package SPI_Wrapper_sequence_pkg;
import uvm_pkg::*;
import SPI_Wrapper_seq_item_pkg::*;
include "uvm_macros.svh"
```

```
class wrapper reset sequence extends uvm sequence #(SPI Wrapper seq item);
`uvm_object_utils(wrapper_reset_sequence)
SPI Wrapper seq item seq item;
function new(string name = "wrapper_reset_sequence");
    super.new(name);
endfunction
task body();
    seq_item = SPI_Wrapper_seq_item::type_id::create("seq_item");
    start item(seq item);
   seq_item.rst_n = 0;
   seq item.MOSI = 0;
   seq_item.SS_n = 1;
    seq item.MOSI data = 0;
    finish_item(seq_item);
endtask
endclass
class wrapper write_only_sequence extends uvm_sequence #(SPI_Wrapper_seq_item);
    `uvm_object_utils(wrapper_write_only_sequence)
   SPI_Wrapper_seq_item seq_item;
   bit [2:0] last op = 3'b000;
    function new(string name = "wrapper_write_only_sequence");
        super.new(name);
    endfunction
   task body();
        repeat(1000) begin
            seq_item = SPI_Wrapper_seq_item::type_id::create("seq_item");
            start_item(seq_item);
            if (last op == 3'b000) begin
                assert(seq_item.randomize() with {
                    rst n == 1;
                    MOSI data[10:8] inside {3'b000, 3'b001};
                });
            end
            else begin
                assert(seq_item.randomize() with {
                    rst n == 1;
                    MOSI_data[10:8] == 3'b000;
                });
```

```
end
            finish_item(seq_item);
            last op = seq item.MOSI data[10:8];
        end
   endtask
endclass
class wrapper read only sequence extends uvm sequence #(SPI Wrapper seq item);
    `uvm_object_utils(wrapper_read_only_sequence)
   SPI_Wrapper_seq_item seq_item;
    bit [2:0] last op = 3'b110;
    function new(string name = "wrapper_read_only_sequence");
        super.new(name);
    endfunction
    task body();
        repeat(1000) begin
            seq_item = SPI_Wrapper_seq_item::type_id::create("seq_item");
            start_item(seq_item);
            if (last_op == 3'b110) begin
                assert(seq item.randomize() with {
                    rst_n == 1;
                    MOSI data[10:8] inside {3'b110, 3'b111};
                });
            end
            else begin
                assert(seq_item.randomize() with {
                    rst n == 1;
                    MOSI_data[10:8] == 3'b110;
                });
            end
            finish item(seq item);
            last_op = seq_item.MOSI_data[10:8];
        end
   endtask
endclass
class wrapper_write_read_sequence extends uvm_sequence #(SPI_Wrapper_seq_item);
uvm_object_utils(wrapper_write_read_sequence)
   SPI_Wrapper_seq_item seq_item;
   bit [2:0] last op = 3'b000;
```

```
function new(string name = "wrapper_write_read_sequence");
        super.new(name);
    endfunction
    task body();
        repeat(1000) begin
            seq_item = SPI_Wrapper_seq_item::type_id::create("seq_item");
            start_item(seq_item);
            case(last_op)
                3'b000: begin
                    assert(seq_item.randomize() with {
                        rst n == 1;
                        MOSI_data[10:8] inside {3'b000, 3'b001};
                    });
                end
                3'b001: begin
                    assert(seq_item.randomize() with {
                        rst_n == 1;
                        MOSI_data[10:8] dist {3'b110 := 60, 3'b000 := 40};
                    });
                end
                3'b110: begin
                    assert(seq_item.randomize() with {
                        rst_n == 1;
                        MOSI_data[10:8] inside {3'b110, 3'b111};
                    });
                end
                3'b111: begin
                    assert(seq_item.randomize() with {
                        rst_n == 1;
                        MOSI_data[10:8] dist {3'b000 := 60, 3'b110 := 40};
                    });
                end
                default: begin
                    assert(seq_item.randomize() with {rst_n == 1;});
                end
            endcase
            finish_item(seq_item);
            last_op = seq_item.MOSI_data[10:8];
        end
   endtask
endclass
```

endpackage

Wrapper Sequencer:

```
package SPI_Wrapper_sequencer_pkg;
import uvm_pkg::*;
import SPI_Wrapper_seq_item_pkg::*;
include "uvm_macros.svh"

class SPI_Wrapper_sequencer extends uvm_sequencer #(SPI_Wrapper_seq_item);
        `uvm_component_utils(SPI_Wrapper_sequencer)

function new(string name = "SPI_Wrapper_sequencer", uvm_component parent = null);
        super.new(name, parent);
endfunction

endclass
endpackage
```

Wrapper Environment:

```
package SPI_Wrapper_env_pkg;
import uvm_pkg::*;
import SPI Wrapper agent pkg::*;
import SPI_Wrapper_scoreboard_pkg::*;
 include "uvm macros.svh"
class SPI Wrapper env extends uvm env;
`uvm component utils(SPI Wrapper env)
SPI Wrapper agent wrapper agt;
SPI_Wrapper_scoreboard sb;
function new(string name = "SPI_Wrapper_env", uvm_component parent = null);
        super.new(name, parent);
endfunction
function void build phase(uvm_phase phase);
        super.build_phase(phase);
        wrapper agt = SPI Wrapper agent::type id::create("wrapper agt", this);
        sb = SPI Wrapper scoreboard::type id::create("sb", this);
```

Wrapper Agent:

```
package SPI_Wrapper_agent_pkg;
import uvm_pkg::*;
import SPI_Wrapper_sequencer_pkg::*;
import SPI_Wrapper_driver_pkg::*;
import SPI_Wrapper_monitor_pkg::*;
import SPI_Wrapper_config_pkg::*;
import SPI_Wrapper_seq_item_pkg::*;
`include "uvm_macros.svh"
class SPI_Wrapper_agent extends uvm_agent;
`uvm_component_utils(SPI_Wrapper_agent)
SPI_Wrapper_sequencer sqr;
SPI_Wrapper_driver driv;
SPI_Wrapper_monitor mon;
SPI_Wrapper_config wrapper_cfg;
uvm_analysis_port #(SPI_Wrapper_seq_item) agent_analport;
function new(string name = "SPI_Wrapper_agent", uvm_component parent = null);
        super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
        super.build phase(phase);
        if(!uvm_config_db#(SPI_Wrapper_config)::get(this, "", "Config_key",
wrapper_cfg))
                `uvm_fatal("build_phase", "unable to get wrapper config")
        if(wrapper_cfg.is_active==UVM_ACTIVE) begin
                sqr = SPI_Wrapper_sequencer::type_id::create("sqr", this);
                driv = SPI_Wrapper_driver::type_id::create("driv", this);
        end
```

Wrapper Driver:

```
package SPI_Wrapper_driver_pkg;
import uvm_pkg::*;
import SPI_Wrapper_seq_item_pkg::*;
import SPI_Wrapper_config_pkg::*;
`include "uvm_macros.svh"
class SPI_Wrapper_driver extends uvm_driver #(SPI_Wrapper_seq_item);
`uvm_component_utils(SPI_Wrapper_driver)
virtual SPI_Wrapper_interface wrapper_vif;
SPI_Wrapper_seq_item stim_seq_item;
function new(string name = "SPI_Wrapper_driver", uvm_component parent = null);
        super.new(name, parent);
endfunction
task run_phase(uvm_phase phase);
        super.run_phase(phase);
forever begin
        stim_seq_item = SPI_Wrapper_seq_item::type_id::create("stim_seq_item");
        seq_item_port.get_next_item(stim_seq_item);
        wrapper vif.rst n = stim seq item.rst n;
```

```
wrapper_vif.SS_n = stim_seq_item.SS_n;
wrapper_vif.MOSI = stim_seq_item.MOSI;

@(negedge wrapper_vif.clk);

seq_item_port.item_done();
end
endtask
endclass
endpackage
```

Wrapper Monitor:

```
package SPI_Wrapper_monitor_pkg;
import uvm pkg::*;
import SPI_Wrapper_seq_item_pkg::*;
`include "uvm macros.svh"
class SPI Wrapper monitor extends uvm monitor;
 `uvm component utils(SPI Wrapper monitor)
virtual SPI Wrapper interface wrapper vif;
SPI_Wrapper_seq_item rsp_seq_item;
uvm analysis port #(SPI Wrapper seq item) mon ap;
function new(string name = "SPI_Wrapper_monitor", uvm_component parent = null);
        super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
        super.build phase(phase);
        mon ap = new("mon ap", this);
endfunction
task run_phase(uvm_phase phase);
        super.run phase(phase);
        forever begin
            rsp_seq_item = SPI_Wrapper_seq_item::type_id::create("rsp_seq_item");
            @(negedge wrapper vif.clk);
            rsp_seq_item.rst_n = wrapper_vif.rst_n;
            rsp_seq_item.SS_n = wrapper_vif.SS_n;
            rsp seq item.MOSI = wrapper vif.MOSI;
            rsp_seq_item.MISO = wrapper_vif.MISO;
            rsp seq item.MISO golden = wrapper vif.MISO golden;
```

```
mon_ap.write(rsp_seq_item);
    end
    endtask
endclass
endpackage
```

Wrapper ScoreBoard:

```
package SPI_Wrapper_scoreboard pkg;
import uvm_pkg::*;
import SPI Wrapper seq item pkg::*;
include "uvm_macros.svh"
class SPI Wrapper scoreboard extends uvm scoreboard;
`uvm_component_utils(SPI_Wrapper_scoreboard)
uvm_analysis_export #(SPI_Wrapper_seq_item) sb_export;
uvm_tlm_analysis_fifo #(SPI_Wrapper_seq_item) sb_fifo;
SPI Wrapper_seq_item seq_item_sb;
int error count = 0;
int correct_count = 0;
function new(string name = "SPI Wrapper scoreboard", uvm component parent =
null);
        super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    sb export = new("sb export", this);
    sb_fifo = new("sb_fifo", this);
endfunction
function void connect_phase(uvm_phase phase);
        super.connect phase(phase);
        sb_export.connect(sb_fifo.analysis_export);
endfunction
task run_phase(uvm_phase phase);
    super.run_phase(phase);
        forever begin
        sb fifo.get(seq item sb);
```

```
check_data(seq_item_sb);
        end
endtask
task check_data(SPI_Wrapper_seq_item item);
   if (item.MISO !== item.MISO golden) begin
       error count++;
   `uvm_error("SCOREBOARD", $sformatf("MISO Mismatch! Expected: %0b, Got: %0b |
%s",
                                   item.MISO_golden, item.MISO,
item.convert2string()))
       end
   else correct_count++;
endtask
function void report phase(uvm phase phase);
       super.report phase(phase);
       `uvm_info("SCOREBOARD", "======= WRAPPER SCOREBOARD REPORT
========", UVM NONE)
       `uvm info("SCOREBOARD", $sformatf("Total Checked: %0d", correct count +
error_count), UVM_NONE)
       `uvm_info("SCOREBOARD", $sformatf("Passed: %0d", correct_count),
UVM NONE)
       `uvm info("SCOREBOARD", $sformatf("Failed: %0d", error count),
UVM NONE)
       `uvm info("SCOREBOARD",
"========", UVM NONE)
endfunction
endclass
endpackage
```

Wrapper Test:

```
package SPI_Wrapper_test_pkg;
  import uvm_pkg::*;
  import SPI_Wrapper_env_pkg::*;
  import SPI_Wrapper_config_pkg::*;
  import SPI_Wrapper_sequence_pkg::*;
  import SPI_env_pkg::*;
  import SPI_config_pkg::*;
  import RAM_env::*;
  import RAM_config_pkg::*;
  import RAM_config_pkg::*;
```

```
class SPI_Wrapper test extends uvm test;
    `uvm_component_utils(SPI_Wrapper_test)
   SPI Wrapper env
                                 wrapper_env;  // Active wrapper
environment
                                 spi_environment; // Passive SPI
   SPI env
environment
                                 ram_environment; // Passive RAM
   RAM env
environment
   SPI Wrapper config
                                 wrapper config obj test;
   SPI_config
                                 spi_config_obj_test;
   RAM config
                                 ram config obj test;
   virtual SPI Wrapper interface wrapper vif;
   virtual SPI interface
                                 spi test vif;
   virtual RAM_interface
                                 ram_test_vif;
   wrapper reset sequence
                                 reset seq;
   wrapper write only sequence write seq;
   wrapper_read_only_sequence
                                 read seq;
   wrapper_write_read_sequence write_read_seq;
    function new(string name = "SPI_Wrapper_test", uvm_component parent = null);
     super.new(name, parent);
    endfunction
    function void build phase(uvm phase phase);
     super.build_phase(phase);
     // Create all three environments
     wrapper env = SPI Wrapper env::type id::create("wrapper env", this);
     spi environment = SPI env::type id::create("spi environment", this);
     ram_environment = RAM_env::type_id::create("ram_environment", this);
     // Create config objects
     wrapper config obj test =
SPI_Wrapper_config::type_id::create("wrapper_config_obj_test");
     spi_config_obj_test = SPI_config::type_id::create("spi_config_obj_test");
     ram config obj test = RAM config::type id::create("ram config obj test");
     // Create sequences
     reset_seq = wrapper_reset_sequence::type_id::create("reset_seq");
     write seq = wrapper write only sequence::type id::create("write seq");
```

```
read_seq = wrapper_read_only_sequence::type_id::create("read_seq");
      write_read_seq =
wrapper_write_read_sequence::type_id::create("write_read_seq");
      // Configure Wrapper (ACTIVE)
      if (!uvm_config_db#(virtual SPI_Wrapper_interface)::get(this, "",
'Config_key", wrapper_vif))
        `uvm_fatal("build_phase", "Wrapper interface not found in config_db")
      wrapper_config_obj_test.wrapper_vif = wrapper_vif;
      uvm_config_db#(SPI_Wrapper_config)::set(this, "*", "Config_key",
wrapper_config_obj_test);
      wrapper_config_obj_test.is_active = UVM_ACTIVE;
      // Configure SPI (PASSIVE)
      if (!uvm_config_db#(virtual SPI_interface)::get(this, "", "Config_key",
spi_test_vif))
        `uvm_fatal("build_phase", "SPI interface not found")
      spi_config_obj_test.SPI_vif = spi_test_vif;
      uvm_config_db#(SPI_config)::set(this, "*", "Config_key",
spi_config_obj_test);
      spi_config_obj_test.is_active = UVM_PASSIVE;
     // Configure RAM (PASSIVE)
      if (!uvm_config_db#(virtual RAM_interface)::get(this, "", "Config_key",
ram_test_vif))
        `uvm_fatal("build_phase", "RAM interface not found")
      ram_config_obj_test.RAM_if = ram_test_vif;
      uvm_config_db#(RAM_config)::set(this, "*", "Config_key",
ram_config_obj_test);
      ram_config_obj_test.is_active = UVM_PASSIVE;
    endfunction
    task run_phase(uvm_phase phase);
      super.run_phase(phase);
      phase.raise_objection(this);
      `uvm_info("WRAPPER_TEST", "Starting SPI Wrapper Test", UVM_LOW)
      reset_seq.start(wrapper_env.wrapper_agt.sqr);
      write_seq.start(wrapper_env.wrapper_agt.sqr);
      read_seq.start(wrapper_env.wrapper_agt.sqr);
      write_read_seq.start(wrapper_env.wrapper_agt.sqr);
      `uvm_info("WRAPPER_TEST", "Test Completed", UVM_LOW)
```

```
#100;
phase.drop_objection(this);
endtask
endclass
endpackage
```

Wrapper Top:

```
module SPI Wrapper top ();
  import uvm pkg::*;
  import SPI_Wrapper_test_pkg::*;
  `include "uvm macros.svh"
 bit clk;
 initial begin
   clk = 0;
   forever #1 clk = ~clk;
  end
 SPI Wrapper interface wrapper if (clk);
  SPI interface spi if (clk);
  RAM_interface ram_if (clk);
 SPI Wrapper DUT
(wrapper_if.MOSI,wrapper_if.MISO,wrapper_if.SS_n,wrapper_if.clk,wrapper_if.rst_n)
 SPI Wrapper golden GOLDEN (wrapper if.MOSI, wrapper if.SS n, wrapper if.clk,
wrapper_if.rst_n, wrapper_if.MISO_golden);
 SLAVE DUT SLAVE
(spi_if.MOSI,spi_if.MISO,spi_if.SS_n,spi_if.clk,spi_if.rst_n,spi_if.rx_data,spi_i
f.rx valid,spi if.tx data,spi if.tx valid);
 spi golden GM SLAVE
(spi_if.MOSI,spi_if.MISO_golden,spi_if.SS_n,spi_if.clk,spi_if.rst_n,spi_if.rx_dat
a_golden,spi_if.rx_valid_golden,spi_if.tx_data,spi_if.tx_valid);
 RAM DUT RAM
(ram if.din,clk,ram if.rst n,ram if.rx valid,ram if.dout,ram if.tx valid);
```


```
RAM_golden GM RAM
(clk,ram_if.rst_n,ram_if.din,ram_if.rx_valid,ram_if.dout_golden,ram_if.tx_valid_g
olden);
  assign spi_if.MOSI = DUT.MOSI;
assign spi_if.SS_n = DUT.SS_n;
  assign spi_if.rst_n = DUT.rst_n;
  assign spi if.tx valid = DUT.tx valid;
  assign spi_if.tx_data = DUT.tx_data_dout;
  assign ram if.rx valid = DUT.rx valid;
  assign ram_if.rst_n = DUT.rst_n;
  assign ram_if.din = DUT.rx_data_din;
  initial begin
    uvm_config_db#(virtual SPI_Wrapper_interface)::set(null, "uvm_test_top",
 'Config_key", wrapper_if);
    uvm config db#(virtual SPI interface)::set(null, "uvm test top",
 'Config_key", spi_if);
    uvm config db#(virtual RAM interface)::set(null, "uvm test top",
'Config_key", ram_if);
    run_test("SPI_Wrapper_test");
  end
  initial begin
    $readmemh("ram.data", DUT.RAM_instance.MEM);
    $readmemh("ram.data", DUT_RAM.MEM);
    $readmemh("ram golden.data", GM RAM.mem);
    $readmemh("ram_golden.data", GOLDEN.ram_golden.mem);
  end
endmodule
```

Do File:

Src Files:

```
RAM_agent.sv
   RAM_Config.sv
4 RAM_driver.sv
5 RAM_env.sv
   RAM_goldenmodel.sv
7 RAM_interface.sv
8 RAM_main_seq.sv
9 RAM_mon.sv
   RAM_rd_seq.sv
11 RAM_rd_wr_seq.sv
12 RAM_rst_seq.sv
   RAM_seq_item.sv
   RAM_sequencer.sv
   RAM_wr_seq.sv
   RAM.sv
   SPI_agent.sv
   SPI_config_object.sv
21 SPI_coverage.sv
   SPI_golden.v
24 SPI_env.sv
25 SPI_interface.sv
   SPI_monitor.sv
   SPI_scoreboard.sv
29 SPI_sequence.sv
30 SPI_sequencer.sv
   SPI_shared_pkg.sv
34 wrapper_agent.sv
   wrapper_config_obj.sv
36 wrapper_driver.sv
37 wrapper_env.sv
38 wrapper_golden.sv
   wrapper_interface.sv
41 wrapper_scoreboard.sv
42 wrapper_seq_item.sv
   wrapper_sequence.sv
44 wrapper_sequencer.sv
45 wrapper_test.sv
46 wrapper_shared_pkg.sv
   wrapper_top.sv
   wrapper.sv
```

QuestaSnippets:



```
■ - ≥ □ * ● | × • • • ○ · A : | • ○ · A : |
▼ Name Assertion Type Language Enable on En
                                                                                                                                                                                              Failure Count Pass Count Active Co
     /SPI_Wrapper_sequence_pkg::wrapper_write_read_sequence::body/#ublk#252081719#106/imm... Immediate
                                                                                                                                                                                                               0
                                                                                                                                                                                                                               331
     SPI_Wrapper_sequence_pkg::wrapper_write_read_sequence::body/#ublk#252081719#112/imm... Immediate
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                               162
     /SPI_Wrapper_sequence_pkg::wrapper_write_read_sequence::body/#ublk#252081719#118/imm... Immediate
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                                                               342

▲ /SPI_Wrapper_sequence_pkg::wrapper_write_read_sequence::body/#ublk#252081719#124/imm... Immediate

                                                                                                                                                                                                                               165
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
     ▲ /SPI_Wrapper_sequence_pkg::wrapper_write_read_sequence::body/#ublk#252081719#130/imm... Immediate
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                 0
 ★ /SPI_Wrapper_top/DUT/assert_assert_reset
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
**JA /SPI_Wrapper_top/DUT/assert_MISO_STABLE_NOT_READ
                                                                                                                                                                SVA
                                                                                                                                                                                                                               193
 _______/SPI_Wrapper_top/DUT/RAM_instance/assert__reset_sva
                                                                                                                                                                SVA
                                                                                                                                                                                                               0


<u>→</u> /SPI_Wrapper_top/DUT/RAM_instance/assert_tx_valid_low

                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                                                             2422
                                                                                                                                                                                on
 /SPI_Wrapper_top/DUT/RAM_instance/assert_tx_valid_high
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
★ /SPI_Wrapper_top/DUT/RAM_instance/assert_write_operation
                                                                                                                                         Concurrent
                                                                                                                                                                                on
 ★ /SPI_Wrapper_top/DUT/RAM_instance/assert__read_operation
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                                              893
★ /SPI_Wrapper_top/DUT/SLAVE_instance/assert_assert_reset
                                                                                                                                         Concurrent
                                                                                                                                                                                on
* /SPI_Wrapper_top/DUT/SLAVE_instance/assert__write_add_seq
                                                                                                                                         Concurrent
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                65
                                                                                                                                                                                on
+ /SPI_Wrapper_top/DUT/SLAVE_instance/assert__write_data_seq
                                                                                                                                                                SVA
                                                                                                                                         Concurrent
                                                                                                                                                                                on

<u>→</u> /SPI_Wrapper_top/DUT/SLAVE_instance/assert__read_add_seq

                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                         Concurrent
                                                                                                                                                                                on
 ★ /SPI_Wrapper_top/DUT/SLAVE_instance/assert__read_data_seq
                                                                                                                                                                SVA
                                                                                                                                         Concurrent
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                30
                                                                                                                                                                                on
 → SPI_Wrapper_top/DUT/SLAVE_instance/assert_idle_to_check_cmd
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                         Concurrent
                                                                                                                                                                                                                               193
                                                                                                                                                                                on
**JAVE_instance/assert__check_cmd_to_write
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                                                              109
                                                                                                                                                                                on
 ★ /SPI_Wrapper_top/DUT/SLAVE_instance/assert__check_cmd_to_read_addr
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                on
 - /SPI_Wrapper_top/DUT/SLAVE_instance/assert_check_cmd_to_read_data
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                83
                                                                                                                                                                                on
 * /SPI_Wrapper_top/DUT/SLAVE_instance/assert_write_to_idle
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                                                               109
                                                                                                                                         Concurrent
                                                                                                                                                                                on
 → A /SPI_Wrapper_top/DUT/SLAVE_instance/assert__read_add_to_idle
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
 ★ /SPI_Wrapper_top/DUT/SLAVE_instance/assert_read_data_to_idle
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                82
                                                                                                                                         Concurrent
                                                                                                                                                                                on
 ** /SPI_Wrapper_top/DUT_SLAVE/assert_assert_reset
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                on
 ★ /SPI_Wrapper_top/DUT_SLAVE/assert__write_add_seq
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                         Concurrent
                                                                                                                                                                                on
                                                                                                                                                                                                                                65
 → /SPI_Wrapper_top/DUT_SLAVE/assert__write_data_seq
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                44
 → SPI_Wrapper_top/DUT_SLAVE/assert_read_add_seq
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                53
 SVA
                                                                                                                                         Concurrent
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                30
 ★ /SPI_Wrapper_top/DUT_SLAVE/assert_idle_to_check_cmd
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                         Concurrent
                                                                                                                                                                                on
                                                                                                                                                                                                                               193
 Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                               109
 Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                 1
 __________/SPI_Wrapper_top/DUT_SLAVE/assert__check_cmd_to_read_data
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                83
 ★ /SPI_Wrapper_top/DUT_SLAVE/assert__write_to_idle
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                               109
 _____/SPI_Wrapper_top/DUT_SLAVE/assert__read_add_to_idle
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                 1
 _______/SPI_Wrapper_top/DUT_SLAVE/assert__read_data_to_idle
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                                82
 _______/SPI_Wrapper_top/DUT_RAM/assert__reset_sva
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0

<u>→</u> /SPI_Wrapper_top/DUT_RAM/assert_tx_valid_low
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                                                             2422
                                                                                                                                                                                on
 JSPI_Wrapper_top/DUT_RAM/assert__tx_valid_high
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                              619
 ________/SPI_Wrapper_top/DUT_RAM/assert__write_operation
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                                               0
                                                                                                                                                                                                                              902
                                                                                                                                                                                on
 _______/SPI_Wrapper_top/DUT_RAM/assert__read_operation
                                                                                                                                         Concurrent
                                                                                                                                                                SVA
                                                                                                                                                                                on
                                                                                                                                                                                                               0
                                                                                                                                                                                                                              893
```



Assertions Table of SPI Slave

Feature	Assertion Description
Reset behavior	Whenever reset (!rst_n) is asserted, MISO, rx_data, and rx_valid should all be low: @(posedge clk) (!rst_n -> (!MISO && rx_data == '0 && rx_valid == '0))
Write address sequence	When SS_n falls and 3 cycles of !MOSI occur, after 10 cycles, rx_valid and SS_n should be high: (\$fell(SS_n) ##1(!MOSI)[*3]) -> ##10 (rx_valid && SS_n)
Write data sequence	When SS_n falls, followed by 2 cycles of !MOSI and 1 cycle of MOSI, after 10 cycles rx_valid and SS_n must be high: (\$fell(SS_n) ##1(!MOSI)[*2] ##1(MOSI)) -> ##10 (rx_valid && SS_n)
Read address sequence	When SS_n falls, followed by 2 cycles of MOSI and 1 cycle of !MOSI, after 10 cycles rx_valid and SS_n must be high: (\$fell(SS_n) ##1(MOSI)[*2] ##1(!MOSI)) -> ##10 (rx_valid && SS_n)
Read data sequence	When SS_n falls and 3 cycles of MOSI occur, after 10 cycles, rx_valid and SS_n should be high: (\$fell(SS_n) ##1(MOSI)[*3]) -> ##10 (rx_valid && SS_n)
IDLE → CHK_CMD	When current state cs == IDLE and SS_n is low, next state should be CHK_CMD: (cs == IDLE && !SS_n) -> (ns == CHK_CMD)

CHK_CMD → WRITE	When cs == CHK_CMD, SS_n low, and MOSI == 0, next state should be WRITE: (cs == CHK_CMD && !SS_n && !MOSI) -> (ns == WRITE)
CHK_CMD → READ_ADDR	When cs == CHK_CMD, SS_n low, MOSI == 1, and address not yet received, next state should be READ_ADD: (cs == CHK_CMD && !SS_n && MOSI && !received_address) -> (ns == READ_ADD)
CHK_CMD → READ_DATA	When cs == CHK_CMD, SS_n low, MOSI == 1, and address already received, next state should be READ_DATA: (cs == CHK_CMD && !SS_n && MOSI && received_address) -> (ns == READ_DATA)
WRITE → IDLE	When cs == WRITE and SS_n high, next state should go to IDLE: (cs == WRITE && SS_n) -> (ns == IDLE)
READ_ADD → IDLE	When cs == READ_ADD and SS_n high, next state should go to IDLE: (cs == READ_ADD && SS_n) -> (ns == IDLE)
READ_DATA → IDLE	When cs == READ_DATA and SS_n high, next state should go to IDLE: (cs == READ_DATA && SS_n) -> (ns == IDLE)

Assertion Table of Ram:

Feature	Assertion		
Whenever the reset (rst_n) is asserted, MISO is low	@(posedge clk) (!rst_n -> ~MISO);		
During reset, tx_valid and dout are low	@(posedge clk) !rst_n -> ##1 (tx_valid == 0 && dout == 0);		
When din[9:8] indicates a non-read operation (00, 01, or 10), tx_valid must remain low	@(posedge clk) disable iff(!rst_n) (din[9:8] inside {2'b00,2'b01,2'b10}) -> ##1 (tx_valid == 0);		
When din[9:8] indicates a read operation (11), tx_valid must pulse high then low	@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b11) => ##[1:\$] \$rose(tx_valid) ##[1:\$] \$fell(tx_valid);		
Write sequence must occur in order: write address (00) followed by write data (01)	@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b00) => ##[1:\$] (din[9:8] == 2'b01);		
Read sequence must occur in order: read address (10) followed by read data (11)	@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b10) => ##[1:\$] (din[9:8] == 2'b11);		
MISO remains stable whenever the SPI is not performing a read operation (din[9:8] != 2'b11)	@(posedge clk) disable iff(!rst_n) (din[9:8] != 2'b11) => \$stable(MISO);		

Assertions Table of Wrapper:

Feature	Assertion
Whenever the reset (rst_n) is asserted, MISO is low	@(posedge clk) (!rst_n) => (MISO == '0);
When chip select (SS_n) falls, and MOSI indicates a non-read command, MISO remains stable while SS_n is low	@(posedge clk) disable iff(!rst_n) \$fell(SS_n) => (!MOSI)[*0:3] ##1 (\$stable(MISO) throughout (!SS_n));

Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
reset check	When the reset signal is activated, the MISO output should be zero	Directed reset assertion using wrapper_reset_sequence	Covering the reset transition for MISO output	In the scoreboard, comparing the outputs with the expected of a Golden model $% \left\{ \mathbf{r}_{i}^{\mathrm{T}}\right\}$
IDLE	When reset is deactivated and SS_n is High, the cs should be IDLE	Handomizing the DD_n and constraining it to be low for 13 cycle for all cases except for the READ_DATA, the SS_n would be low for 22.	Covering the Transition of the SS_n after 13 cycle except for the READ_DATA would be for 23 cycle	In the scoreboard, comparing the outputs with the expected of a Golden model
MISO Stability	MISO should remain stable as long as it is not a read data operation	Generate write operations (000, 001, 110) and verify MISO stays constant	Cover MISO stability during WRITE, CHK_CMD, READ_ADD states	In the scoreboard, comparing the outputs with the expected of a Golden model
Write Address Flow	Complete write address transaction: SS_n low → 3'b000 command → 8-bit address → SS_n high after 13 ovoles	Use wrapper_write_only_sequence to generate 000 commands with proper timing	Cover transition (3'b000) and SS_n timing (1 => 0["13] => 1)	Verify SPI rx_data[9:8]=2'b00 reaches RAM din[9:8]=2'b00 and RAM stores address correctly
∀rite Data Flov	Complete write data transaction: SS_n low → 3'b001 command → 8-bit data → SS_n high after 13 cycles	Use wrapper_write_only_sequence to generate 001 commands following 000	Cover transition (3'b000 => 3'b001) and verify sequential write	Verify SPI rx_data reaches RAM, data written to memory at stored address
Read Address Flow	Complete read address transaction: SS_n low → 3'b110 command → 8-bit address → SS_n high after 13 coules Complete read data transaction: 55_n	Use wrapper_read_only_sequence to generate 110 commands	Cover transition (3'b110) and SS_n timing for read address	$\label{eq:VerifySPI} VerifySPIrx_data[9:8]=2'b10reachesRAMdin[9:8]=2'b10andRAMstoresreadaddress$
Read Data Flow	Lomplete read data transaction: 55_n low → 3'b111 command → RAM retrieves data → MISO outputs 8 bits → SS_n high after 23 auples	Use wrapper_read_only_sequence to generate 111 commands following 110	Cover transition (3'b110 => 3'b111) and SS_n extended timing (1 => 0[*23] => 1)	Verify RAM tx_valid triggers, RAM dout reaches SPI tx_data, MISO outputs correct data serially
Full Write- Read Sequence	Complete transaction: Write Address → Write Data → Read Address → Read Data	Use wrapper_write_read_sequence with exact sequence: 000 → 001 → 110 → 111	Cover full transition bin: (3'b000 => 3'b001 => 3'b110 => 3'b111)	Verify written data matches read data, complete end-to-end flow validation
SPI to RAM Interface	rx_data from SPI correctly transferred to RAM din, rx_valid propagated	Generate all command types and monitor interface signals	Cover all command types reaching RAM: 2'500, 2'501, 2'510, 2'511	Verify rx_data[9:0] = din[9:0] and rx_valid timing matches
RAM to SPI Interface	tx_data from RAM correctly transferred to MISO, tx_valid triggers MISO output	Generate read operations and monitor RAM outputs	Cover tx_valid assertion during READ_DATA state	Verify dout[7:0] = ts_data[7:0] and MISO serializes correctly
₩rite	cycles during write operations (000, 001,	Generate write operations with SS_n timing constraints Generate read data operations with SS_n	Cover normal_transaction bin: (1 => 0(*13) => 1) Cover extended_transaction bin: (1 =>	Assert SS_n duration = 13 cycles for non-read-data operations
SS_n Timing - Read	cycles during read data operation (111)	extended timing	O[*23] => 1)	Assert SS_n duration = 23 cycles for read data operation
Command Cross Sequential	Ensure all valid command combinations with SS in timing are tested	Randomize commands with proper SS_n timing constraints	Cross coverage: cmd_cp × SS_n_cp, with illegal bins for invalid	Verify no illegal combinations occur (e.g., read_data with 13-cycle SS_n)
Write Sequeñtar	Multiple consecutive write operations: 000 → 001 → 000 → 001	Use wrapper_write_only_sequence with repeated patterns	Cover bins: wa_to_wd, wa_to_wa transitions	Verify multiple addresses and data written correctly to RAM
Read	Multiple consecutive read operations: 110 → 111 → 110 → 111	Use wrapper_read_only_sequence with repeated patterns	Cover bins: ra_to_rd, ra_to_ra transitions	Verify multiple read addresses and data retrieved correctly
Invalid Command Handling	System behavior with invalid MOSI patterns (not 000, 001, 110, 111)	Constraint excludes invalid commands (design assumes valid only)	N/A - design constraint ensures only valid commands	Design assumes valid commands
MUSI Command Detection	SPI correctly decodes 3-bit commands from MOSI serial data	Generate all valid commands: 000, 001, 110, 111	Cover all command bins in cmd_cp coverpoint	Verify rx_data[9:8] matches expected command after 11 serial bits
Counter	SPI counter decrements correctly from 10	Monitor internal counter during all	Track counter behavior across all	Verify counter resets to 10 in CHK_CMD and decrements properly
Operation	to 0 during data reception	transaction types	states	verily counterresets to its in one_one_one and decrements properly
Received Address Flag	received_address flag set correctly after READ_ADD, used for READ_DATA state transition	Generate read sequences and monitor internal flag	Cover READ_ADD to READ_DATA transition	Verify flag enables READ_DATA state and clears after read completes
RAM Memory Integrity	Data written to RAM at address X can be read back from address X	Write known data to specific addresses, then read back	Cover address space sampling (min, max, random addresses)	Compare written data vs read data for same address
Integrity	read back from address X	then read back	max_random.addressesi	