

**TIMA**

**Coprocessor FIR AxC**  
**Documentation**

**Contents**

<b>1</b>	<b>Revision History</b>	<b>3</b>
<b>2</b>	<b>Architecture</b>	<b>4</b>
<b>3</b>	<b>ISA</b>	<b>4</b>
<b>4</b>	<b>Register Map</b>	<b>5</b>
4.1	Status Register . . . . .	5
<b>5</b>	<b>Interfaces and Components</b>	<b>5</b>
5.1	RoCC and L1 Cache Interfaces . . . . .	5
5.2	Control . . . . .	5
<b>6</b>	<b>Programming Model</b>	<b>6</b>
<b>7</b>	<b>Examples of Results</b>	<b>6</b>
<b>8</b>	<b>Reference</b>	<b>6</b>

## 1 Revision History

Date	Version	Description	Author
09/07/2018	1.0	Initial Release	Gabriel Villanova

## 2 Architecture




Figure 1: Coprocessor FIR AxC Architecture.

## 3 ISA

Instruction	Pseudocode	Description	Opcode
fir.mov rs2, rs1	$rs2 \leftarrow rs1$	Move rs1 value to reg. rs2	0b00000000
fir.fifo.put rs1	$FIFO(put, rs1)$	Put rs1 value into FIFO	0b00000001
fir.str rs2, rs1	$Reg[rs2] \rightarrow Mem[rs1]$	Store Reg[rs2] data in addr. rs1	0b00000010

Table 1: ISA Specification

## 4 Register Map

Reg. Address	Pseudonym	Description	Access Type
0x00	Coef[0]	Coefficient FIR n=0	Read/Write
0x01	Coef[1]	Coefficient FIR n=1	Read/Write
0x02	Coef[2]	Coefficient FIR n=2	Read/Write
0x03	Coef[3]	Coefficient FIR n=3	Read/Write
...	...	Coefficient FIR n=...	Read/Write
0x1F	Coef[31]	Coefficient FIR n=31	Read/Write
0x20	Precision	Configure the precision to calculate	Read/Write
0x21	Status Register	Status of Coprocessor	Read/Write
0x22	Result Register	Result of FIR AxC operation	Read/Write

**Table 2: Register Map FIR AxC**

### 4.1 Status Register


Status Register	[xLen-1]	[xLen-2:2]	[1]	[0]
R/W	Done	Reserved	Enable Int.	Enable FIR

**Table 3: Status Register**

## 5 Interfaces and Components

### 5.1 RoCC and L1 Cache Interfaces

### 5.2 Control



**Figure 2: Control FSM.**

## **6 Programming Model**

## **7 Examples of Results**

## **8 Reference**