Appendix A Code examples

A.1 Introduction

This appendix shows the code examples of the sequence described in this Reference Manual

These code examples are extracted from the STM32L0xx Snippet firmware package **STM32SnippetsL0** available on *www.st.com*.

These code examples used the peripheral bit and register description from the CMSIS header file (stm32l0xx.h).

Code lines starting with // should be uncommented if the given register has been modified before

A.2 NVM/RCC Operation code example

A.2.1 Increasing the CPU frequency preparation sequence code

A.2.2 Decreasing the CPU frequency preparation sequence code

A.2.3 Switch from PLL to HSI16 sequence code

```
uint32 t tickstart;
/* (1) Switch the clock on HSI16/4 */
/* (2) Wait for clock switched on HSI16/4 */
/* (3) Disable the PLL by resetting PLLON */
/* (4) Wait until PLLRDY is cleared */
RCC->CFGR = (RCC->CFGR & (~RCC CFGR SW)) | RCC CFGR SW HSI; /* (1) */
tickstart = Tick;
while ((RCC->CFGR & RCC_CFGR_SWS) != RCC CFGR SWS HSI) /* (2) */
 if ((Tick - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
   /* Manage error */
   return;
  }
}
RCC->CR &= ~RCC_CR_PLLON; /* (3) */
tickstart = Tick;
while ((RCC->CR & RCC_CR_PLLRDY) != 0) /* (4) */
 if ((Tick - tickstart ) > PLL TIMEOUT VALUE)
   /* Manage error */
  }
}
```

Note: Tick is a global variable incremented in the SysTick ISR each millisecond.

A.2.4 Switch to PLL sequence code

```
uint32_t tickstart;
/* (1) Switch on the PLL */
/* (2) Wait for PLL ready */
/* (3) Switch the clock to the PLL */
/* (4) Wait until the clock is switched to the PLL */
RCC->CR |= RCC_CR_PLLON; /* (1) */
tickstart = Tick;
while ((RCC->CR & RCC_CR_PLLRDY) == 0) /* (2) */
{
   if ((Tick - tickstart ) > PLL_TIMEOUT_VALUE)
   {
     error = ERROR_PLL_TIMEOUT; /* Report an error */
     return;
   }
}
RCC->CFGR = (RCC->CFGR & (~RCC_CFGR_SW)) | RCC_CFGR_SW_PLL; /* (3) */
```

```
tickstart = Tick;
while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL) /* (4) */
{
   if ((Tick - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
   {
     error = ERROR_CLKSWITCH_TIMEOUT; /* Report an error */
     return;
   }
}
```

Note:

Tick is a global variable incremented in the SysTick ISR each millisecond.

A.3 NVM Operation code example

A.3.1 Unlocking the data EEPROM and FLASH_PECR register code example

```
/* (1) Wait till no operation is on going */
/* (2) Check if the PELOCK is unlocked */
/* (3) Perform unlock sequence */
while ((FLASH->SR & FLASH_SR_BSY) != 0) /* (1) */
{
    /* For robust implementation, add here time-out management */
}
if ((FLASH->PECR & FLASH_PECR_PELOCK) != 0) /* (2) */
{
    FLASH->PEKEYR = FLASH_PEKEY1; /* (3) */
    FLASH->PEKEYR = FLASH_PEKEY2;
}
```

A.3.2 Locking data EEPROM and FLASH_PECR register code example

```
/* (1) Wait till no operation is on going */
/* (2) Locks the NVM by setting PELOCK in PECR */
while ((FLASH->SR & FLASH_SR_BSY) != 0) /* (1) */
{
    /* For robust implementation, add here time-out management */
}
FLASH->PECR |= FLASH_PECR_PELOCK; /* (2) */
```

A.3.3 Unlocking the NVM program memory code example

```
/* (1) Wait till no operation is on going */
/* (2) Check that the PELOCK is unlocked */
/* (3) Check if the PRGLOCK is unlocked */
/* (4) Perform unlock sequence */
while ((FLASH->SR & FLASH_SR_BSY) != 0) /* (1) */
```

```
{
    /* For robust implementation, add here time-out management */
}
if ((FLASH->PECR & FLASH_PECR_PELOCK) == 0) /* (2) */
{
    if ((FLASH->PECR & FLASH_PECR_PRGLOCK) != 0) /* (3) */
    {
        FLASH->PRGKEYR = FLASH_PRGKEY1; /* (4) */
        FLASH->PRGKEYR = FLASH_PRGKEY2;
    }
}
```

A.3.4 Unlocking the option bytes area code example

```
/* (1) Wait till no operation is on going */
/* (2) Check that the PELOCK is unlocked */
/* (3) Check if the OPTLOCK is unlocked */
/* (4) Perform unlock sequence */
while ((FLASH->SR & FLASH_SR_BSY) != 0) /* (1) */
{
    /* For robust implementation, add here time-out management */
}
if ((FLASH->PECR & FLASH_PECR_PELOCK) == 0) /* (2) */
{
    if ((FLASH->PECR & FLASH_PECR_OPTLOCK) != 0) /* (2) */
    {
        FLASH->OPTKEYR = FLASH_OPTKEY1; /* (3) */
        FLASH->OPTKEYR = FLASH_OPTKEY2;
    }
}
```

A.3.5 Write to data EEPROM code example

```
*(uint8_t *)(DATA_E2_ADDR+i) = DATA_BYTE;
*(uint16_t *)(DATA_E2_ADDR+j) = DATA_16B_WORD;
*(uint32_t *)(DATA_E2_ADDR) = DATA_32B_WORD;
```

DATA_E2_ADDR is an aligned address in the data EEPROM area.

i can be any integer.

j must be an even integer.

A.3.6 Erase to data EEPROM code example

```
/* (1) Set the ERASE and DATA bits in the FLASH_PECR register
     to enable page erasing */
/* (2) Write a 32-bit word value at the desired address
     to start the erase sequence */
```

A.3.7 Program Option byte code example

```
* This function programs a 16-bit option byte and its complement word.
* Param None
* Retval None
*/
_INLINE __RAM_FUNC void OptionByteProg(uint8_t index, uint16_t data)
/* (1) Write a 32-bit word value at the option byte address,
       the 16-bit data is extended with its compemented value */
^{\prime *} (3) Wait until the BSY bit is reset in the FLASH SR register ^{*}/
/* (4) Check the EOP flag in the FLASH SR register */
/* (5) Clear EOP flag by software by writing EOP at 1 */
*( IO uint32 t *)(OB BASE + index) = (uint32 t)((~data << 16) | data);
/* (1) */
while ((FLASH->SR & FLASH SR BSY) != 0) /* (2) */
  /* For robust implementation, add here time-out management */
}
if ((FLASH->SR & FLASH SR EOP) != 0) /* (3) */
{
  FLASH->SR = FLASH SR EOP; /* (4) */
}
else
  /* Manage the error cases */
}
```

Note: This function must be loaded in RAM.

A.3.8 Erase Option byte code example

```
/**
  * This function erases a 16-bit option byte and its complement
  word.
  * Param None
```



```
* Retval None
__INLINE __RAM_FUNC void OptionByteErase(uint8 t index)
 /* (1) Set the ERASE bit in the FLASH PECR register
        to enable option byte erasing */
  /* (2) Write a 32-bit word value at the option byte address to be erased
        to start the erase sequence */
  /* (3) Wait until the BSY bit is reset in the FLASH SR register */
  /* (4) Check the EOP flag in the FLASH SR register */
  /* (5) Clear EOP flag by software by writing EOP at 1 */
  /* (6) Reset the ERASE and PROG bits in the FLASH PECR register
        to disable the page erase */
 FLASH->PECR |= FLASH PECR ERASE; /* (1) */
  *( IO uint32 t *)(OB BASE + index) = 0; /* (2) */
 while ((FLASH->SR & FLASH SR BSY) != 0) /* (3) */
   /* For robust implementation, add here time-out management */
  if ((FLASH->SR & FLASH SR EOP) != 0) /* (4) */
   FLASH->SR = FLASH SR EOP; /* (5) */
 }
  else
   /* Manage the error cases */
 FLASH->PECR &= ~(FLASH PECR ERASE); /* (6) */
```

Note: This function must be loaded in RAM.

A.3.9 Program a single word to Flash program memory code example

```
/* (1) Perform the data write (32-bit word) at the desired address */
/* (2) Wait until the BSY bit is reset in the FLASH_SR register */
/* (3) Check the EOP flag in the FLASH_SR register */
/* (4) clear it by software by writing it at 1 */
*(_IO uint32_t*)(flash_addr) = data; /* (1) */
while ((FLASH->SR & FLASH_SR_BSY) != 0) /* (2) */
{
    /* For robust implementation, add here time-out management */
}
if ((FLASH->SR & FLASH_SR_EOP) != 0) /* (3) */
{
    FLASH->SR = FLASH_SR_EOP; /* (4) */
```

```
}
else
{
   /* Manage the error cases */
}
```

A.3.10 Program half-page to Flash program memory code example

```
/**
 * This function programs a half page. It is executed from the RAM.
 * The Programming bit (PROG) and half-page programming bit (FPRG)
 * is set at the beginning and reset at the end of the function,
 * in case of successive programming, these two operations
 * could be performed outside the function.
 * This function waits the end of programming, clears the appropriate
 * bit in the Status register and eventually reports an error.
  * Param flash addr is the first address of the half-page to be programmed
 * data is the 32-bit word array to program
  * Retval None
 RAM FUNC void FlashHalfPageProg(uint32 t flash addr, uint32 t *data)
 uint8_t i;
  /* (1) Set the PROG and FPRG bits in the FLASH PECR register
        to enable a half page programming */
 /* (2) Perform the data write (half-word) at the desired address */
  /* (3) Wait until the BSY bit is reset in the FLASH SR register */
 /* (4) Check the EOP flag in the FLASH SR register */
  /* (5) clear it by software by writing it at 1 */
 /* (6) Reset the PROG and FPRG bits to disable programming */
 FLASH->PECR |= FLASH PECR PROG | FLASH PECR FPRG; /* (1) */
  for (i = 0; i < ((FLASH PAGE SIZE/2) / 4); i++)
    *( IO uint32 t*)(flash addr) = *data++; /* (2) */
  while ((FLASH->SR & FLASH SR BSY) != 0) /* (3) */
   /* For robust implementation, add here time-out management */
  if ((FLASH->SR & FLASH SR EOP) != 0) /* (4) */
   FLASH->SR = FLASH SR EOP; /* (5) */
  }
  else
  {
```

```
/* Manage the error cases */
}
FLASH->PECR &= ~(FLASH_PECR_PROG | FLASH_PECR_FPRG); /* (6) */
}
```

Note:

This function must be loaded in RAM.

A.3.11 Erase a page in Flash program memory code example

```
* This function erases a page of flash.
 ^{\star} The Page Erase bit (PER) is set at the beginning and reset
 * at the end of the function, in case of successive erase,
 * these two operations could be performed outside the function.
 * Param page addr is an address inside the page to erase
  * Retval None
 */
 INLINE void FlashErase(uint32 t page addr)
  /* (1) Set the ERASE and PROG bits in the FLASH_PECR register
        to enable page erasing */
  /* (2) Write a 32-bit word value in an address of the selected page
        to start the erase sequence */
  ^{\prime \star} (3) Wait until the BSY bit is reset in the FLASH SR register ^{\star}/
  /* (4) Check the EOP flag in the FLASH SR register */
  /* (5) Clear EOP flag by software by writing EOP at 1 */
  /* (6) Reset the ERASE and PROG bits in the FLASH PECR register
         to disable the page erase */
  FLASH->PECR |= FLASH PECR ERASE | FLASH PECR PROG; /* (1) */
  *( IO uint32 t *)page addr = (uint32 t)0; /* (2) */
  while ((FLASH->SR & FLASH SR BSY) != 0) /* (3) */
   /* For robust implementation, add here time-out management */
  if ((FLASH->SR & FLASH_SR_EOP) != 0) /* (4) */
   FLASH->SR = FLASH SR EOP; /* (5) */
  }
  else
   /* Manage the error cases */
  FLASH->PECR &= ~(FLASH PECR ERASE | FLASH PECR PROG); /* (6) */
}
```

A.3.12 Mass erase code example

```
* This function performs a mass erase of the flash.
 * This function is loaded in RAM.
  * Param None
  * Retval while successful, the function never returns except if executed
   from RAM
  */
 RAM FUNC void FlashMassErase (void)
{
  /* (1) Check if the read protection is not level 2 */
 /* (2) Check if the read protection is not level 1 */
 /* (3) Erase the Option byte containing the read protection */
 /* (4) Reload the Option bytes */
  /* (5) Program read protection to level 1 by writing 0xAA
         to start the mass erase */
  /* (6) Lock the NVM by setting the PELOCK bit */
  if ((FLASH->OPTR & 0 \times 0000000FF) == 0 \times CC) /* (1) */
    /* Report the error and abort*/
   return;
  }
  else if ((FLASH->OPTR & 0 \times 0000000FF) == 0 \times AA) /* (2) */
   OptionByteErase(FLASH OPTRO); /* (3) */
   FLASH->PECR |= FLASH_PECR_OBL_LAUNCH; /* (4) */
    /* The MCU will reset while executing the option bytes reloading */
  }
 OptionByteProg(FLASH_OPTR0, 0x00AA); /* (5) */
  if (*(uint32 t *)(FLASH MAIN ADDR ) != (uint32 t)^{0}) /* Check the erasing
  of the page by reading all the page value */
  {
    /* Report the error */
  }
 LockNVM(); /* (6) */
 while (1) /* Infinite loop */
  {
  }
```

Note:

This function uses two other ones in A.3.7: Program Option byte code example and A.3.8: Erase Option byte code example.

A.4 Clock Controller

A.4.1 HSE start sequence code example

```
* This function enables the interrupton HSE ready,
  * and start the HSE as external clock.
  * Param None
 * Retval None
 INLINE void StartHSE (void)
 /* Configure NVIC for RCC */
 /* (1) Enable Interrupt on RCC */
 /* (2) Set priority for RCC */
 NVIC EnableIRQ(RCC CRS IRQn); /* (1) */
 NVIC SetPriority(RCC CRS IRQn, 0); /* (2) */
 /* (1) Enable interrupt on HSE ready */
  /* (2) Enable the CSS
         Enable the HSE and set HSEBYP to use the external clock
         instead of an oscillator
         Enable HSE */
 /* Note : the clock is switched to HSE in the RCC CRS IRQHandler ISR ^*/
 RCC->CIER |= RCC CIER HSERDYIE; /* (1) */
 RCC->CR |= RCC_CR_CSSHSEON | RCC_CR_HSEBYP | RCC_CR_HSEON; /* (2) */
}
 * This function handles RCC interrupt request
  * and switch the system clock to HSE.
 * Param None
 * Retval None
void RCC CRS IRQHandler(void)
 /* (1) Check the flag HSE ready */
 /* (2) Clear the flag HSE ready */
 /* (3) Switch the system clock to HSE */
 if ((RCC->CifR & RCC_CifR_HSERDYF) != 0) /* (1) */
   RCC->CICR |= RCC CICR HSERDYC; /* (2) */
   RCC->CFGR = ((RCC->CFGR & (~RCC CFGR SW)) | RCC CFGR SW HSE); /* (3) */
 }
  else
```

```
{
    /* Manage error */
}
```

A.4.2 PLL configuration modification code example

```
/* (1) Test if PLL is used as System clock */
/* (2) Select HSI as system clock */
/* (3) Wait for HSI switched */
/* (4) Disable the PLL */
/* (5) Wait until PLLRDY is cleared */
/* (6) Set latency to 1 wait state */
/* (7) Set the PLL multiplier to 24 and divider by 3 */
/* (8) Enable the PLL */
/* (9) Wait until PLLRDY is set */
/* (10) Select PLL as system clock */
/* (11) Wait until the PLL is switched on */
if ((RCC->CFGR & RCC CFGR SWS) == RCC CFGR SWS PLL) /* (1) */
 RCC->CFGR = (RCC->CFGR & (uint32_t) (~RCC_CFGR_SW))
            RCC CFGR SW HSI; /* (2) */
 while ((RCC->CFGR & RCC CFGR SWS) != RCC CFGR SWS HSI) /* (3) */
   /* For robust implementation, add here time-out management */
  }
RCC->CR &= (uint32 t) (~RCC CR PLLON); /* (4) */
while ((RCC->CR & RCC CR PLLRDY) != 0) /* (5) */
 /* For robust implementation, add here time-out management */
FLASH->ACR |= FLASH ACR LATENCY; /* (6) */
RCC->CFGR = RCC->CFGR & (~(RCC CFGR PLLMUL| RCC CFGR PLLDIV ))
        (RCC CFGR PLLMUL24 | RCC CFGR PLLDIV2); /* (7) */
RCC->CR |= RCC CR PLLON; /* (8) */
while ((RCC->CR & RCC_CR_PLLRDY) == 0) /* (9) */
 /* For robust implementation, add here time-out management */
RCC->CFGR |= (uint32 t) (RCC CFGR SW PLL); /* (10) */
while ((RCC->CFGR & RCC CFGR SWS) != RCC CFGR SWS PLL) /* (11) */
 /* For robust implementation, add here time-out management */
```

A.4.3 MCO selection code example

```
/* (1) Clear the MCO selection bits */
/* (2) Select system clock/4 to be output on the MCO without prescaler */
RCC->CFGR &= (uint32_t) RCC_CFGR_MCOSEL; /* (1) */
RCC->CFGR |= RCC_CFGR_MCO_SYSCLK | RCC_CFGR_MCO_PRE_4; /* (2) */
```

A.5 GPIOs

A.5.1 Locking mechanism code example

```
/* (1) Write LCKK bit to 1 and set the pin bits to lock */
/* (2) Write LCKK bit to 0 and set the pin bits to lock */
/* (3) Write LCKK bit to 1 and set the pin bits to lock */
/* (4) Read the Lock register */
/* (5) Check the Lock register (optionnal) */
GPIOA->LCKR = GPIO_LCKR_LCKK + lock; /* (1) */
GPIOA->LCKR = lock; /* (2) */
GPIOA->LCKR = GPIO_LCKR_LCKK + lock; /* (3) */
GPIOA->LCKR; /* (4) */
if ((GPIOA->LCKR & GPIO_LCKR_LCKK) == 0) /* (5) */
{
    /* Manage error */
}
```

A.5.2 Alternate function selection sequence code example

A.5.3 Analog GPIO configuration code example

```
/* (1) Enable the peripheral clock of GPIOA */
/* (2) Select Analog mode (00- default) on GPIOA pin 0 */
RCC->IOPENR |= RCC_IOPENR_GPIOAEN; /* (1) */
GPIOA->MODER &= ~(GPIO MODER MODEO); /* (2) */
```

A.6 DMA

A.6.1 DMA Channel Configuration sequence code example

```
/* (1) Enable the peripheral clock on DMA */
/* (2) Remap DMA channel1 on ADC (reset value) */
/* (3) Enable DMA transfer on ADC */
/* (4) Configure the peripheral data register address */
/* (5) Configure the memory address */
^{\prime *} (6) Configure the number of DMA tranfer to be performs on channel 1 ^{*\prime}
/* (7) Configure increment, size and interrupts */
/* (8) Enable DMA Channel 1 */
RCC->AHBENR |= RCC AHBENR DMA1EN; /* (1) */
//DMA1 CSELR->CSELR &= (uint32 t) (~DMA CSELR C1S); /* (2) */
ADC1->CFGR1 |= ADC CFGR1 DMAEN; /* (3) */
DMA1 Channel1->CPAR = (uint32 t) (&(ADC1->DR)); /* (4) */
DMA1 Channel1->CMAR = (uint32 t) (ADC array); /* (5) */
DMA1 Channel1->CNDTR = 3; /* (6) */
DMA1 Channel1->CCR |= DMA CCR MINC | DMA CCR MSIZE 0 | DMA CCR PSIZE 0 \
                    DMA CCR TEIE | DMA CCR TCIE; /* (7) */
DMA1 Channel1->CCR |= DMA CCR EN; /* (8) */
/* Configure NVIC for DMA */
/* (1) Enable Interrupt on DMA Channel 1 */
/* (2) Set priority for DMA Channel 1 */
NVIC EnableIRQ(DMA1 Channel1 IRQn); /* (1) */
NVIC SetPriority(DMA1 Channell IRQn, 0); /* (2) */
```

A.7 Interrupts and event

A.7.1 NVIC initialization example

```
/* Configure NVIC for ADC */
/* (1) Enable Interrupt on ADC */
/* (2) Set priority for ADC */
NVIC_EnableIRQ(ADC1_COMP_IRQn); /* (1) */
NVIC_SetPriority(ADC1_COMP_IRQn,0); /* (2) */
```

A.7.2 Extended interrupt selection code example

```
/* (1) Enable the peripheral clock of GPIOA */
/* (2) Select input mode (00) on GPIOA pin 0 */
/* (3) Select Port A for pin 0 extended interrupt by writing 0000
        in EXTIO (reset value) */
/* (4) Configure the corresponding mask bit in the EXTI IMR register */
```



A.8 ADC

A.8.1 Calibration code example

```
/* (1) Ensure that ADEN = 0 */
/* (2) Clear ADEN */
/* (3) Set ADCAL=1 */
/* (4) Wait until EOCAL=1 */
/* (5) Clear EOCAL */
if ((ADC1->CR & ADC_CR_ADEN) != 0) /* (1) */
{
    ADC1->CR |= ADC_CR_ADDIS; /* (2) */
}
ADC1->CR |= ADC_CR_ADCAL; /* (3) */
while ((ADC1->ISR & ADC_ISR_EOCAL) == 0) /* (4) */
{
    /* For robust implementation, add here time-out management */
}
ADC1->ISR |= ADC_ISR_EOCAL; /* (5) */
```

A.8.2 ADC enable sequence code example

```
/* (1) Clear the ADRDY bit */
/* (2) Enable the ADC */
/* (3) Wait until ADC ready */
ADC1->ISR |= ADC_ISR_ADRDY; /* (1) */
ADC1->CR |= ADC_CR_ADEN; /* (2) */
if ((ADC1->CFGR1 & ADC_CFGR1_AUTOFF) == 0)
```

```
{
  while ((ADC1->ISR & ADC_ISR_ADRDY) == 0) /* (3) */
  {
    /* For robust implementation, add here time-out management */
  }
}
```

A.8.3 ADC disable sequence code example

```
/* (1) Ensure that no conversion on going */
/* (2) Stop any ongoing conversion */
/* (3) Wait until ADSTP is reset by hardware i.e. conversion is stopped */
/* (4) Disable the ADC */
/* (5) Wait until the ADC is fully disabled */
if ((ADC1->CR & ADC_CR_ADSTART) != 0) /* (1) */
{
   ADC1->CR |= ADC_CR_ADSTP; /* (2) */
}
while ((ADC1->CR & ADC_CR_ADSTP) != 0) /* (3) */
{
   /* For robust implementation, add here time-out management */
}
ADC1->CR |= ADC_CR_ADDIS; /* (4) */
while ((ADC1->CR & ADC_CR_ADEN) != 0) /* (5) */
{
   /* For robust implementation, add here time-out management */
}
```

A.8.4 ADC clock selection code example

```
/* (1) Select PCLK by writing 11 in CKMODE */
ADC1->CFGR2 |= ADC_CFGR2_CKMODE; /* (1) */
```

A.8.5 Single conversion sequence code example - Software trigger



```
/* Performs the AD conversion */
ADC1->CR |= ADC_CR_ADSTART; /* start the ADC conversion */
while ((ADC1->ISR & ADC_ISR_EOC) == 0) /* wait end of conversion */
{
    /* For robust implementation, add here time-out management */
}
```

A.8.6 Continuous conversion sequence code example - Software trigger

```
/* (1) Select HSI16 by writing 00 in CKMODE (reset value) */
/* (2) Select the continuous mode and scanning direction */
/* (3) Select CHSEL4, CHSEL9 and CHSEL17 */
/* (4) Select a sampling mode of 111 i.e. 239.5 ADC clk to be greater
       than 5 us */
/* (5) Enable interrupts on EOC, EOSEQ and overrrun */
/* (6) Wake-up the VREFINT (only for Temp sensor and VRefInt) */
//ADC1->CFGR2 &= ~ADC CFGR2 CKMODE; /* (1) */
ADC1->CFGR1 |= ADC CFGR1 WAIT | ADC CFGR1 CONT | ADC CFGR1 SCANDIR; /* (2) */
ADC1->CHSELR = ADC CHSELR CHSEL4 | ADC CHSELR CHSEL9 \
             ADC CHSELR CHSEL17; /* (3) */
ADC1->SMPR |= ADC_SMPR_SMP_0 | ADC_SMPR_SMP_1 | ADC_SMPR_SMP_2; /* (4) */
ADC1->IER = ADC IER EOCIE | ADC IER EOSEQIE | ADC IER OVRIE; /* (5) */
ADC->CCR |= ADC CCR VREFEN; /* (6) */
/* Configure NVIC for ADC */
/* (1) Enable Interrupt on ADC */
/* (2) Set priority for ADC */
NVIC EnableIRQ(ADC1 COMP IRQn); /* (1) */
NVIC SetPriority (ADC1 COMP IRQn, 0); /* (2) */
```

A.8.7 Single conversion sequence code example - Hardware trigger

Note: Then TIM22 must be configured to generate an external trigger on TRG0 periodically.

A.8.8 Continuous conversion sequence code example - Hardware trigger

```
/* (1) Select HSI16 by writing 00 in CKMODE (reset value) */
/* (2) Select the external trigger on TIM22 TRGO (TRG4 i.e. EXTSEL = 100
       and rising edge, the continuous mode and scanning direction ^{\star}/
/* (3) Select CHSEL4, CHSEL9 and CHSEL17 */
/* (4) Select a sampling mode of 111 i.e. 239.5 ADC clk to be greater
       than 5us */
/* (5) Enable interrupts on EOC, EOSEQ and overrrun */
/* (6) Wake-up the VREFINT (only for Temp sensor and VRefInt) */
//ADC1->CFGR2 &= ~ADC CFGR2 CKMODE; /* (1) */
ADC1->CFGR1 |= ADC_CFGR1_EXTEN_0 | ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_CONT \
            ADC CFGR1 SCANDIR; /* (2) */
ADC1->CHSELR = ADC CHSELR CHSEL4 | ADC CHSELR CHSEL9 \
             ADC CHSELR CHSEL17; /* (3 */
ADC1->SMPR |= ADC_SMPR_SMP_0 | ADC_SMPR_SMP_1 | ADC_SMPR_SMP_2; /* (4) */
ADC1->IER = ADC IER EOCIE | ADC IER EOSEQIE | ADC IER OVRIE; /* (5) */
ADC->CCR |= ADC CCR VREFEN; /* (6) */
/* Configure NVIC for ADC */
/* (1) Enable Interrupt on ADC */
/* (2) Set priority for ADC */
NVIC EnableIRQ(ADC1_COMP_IRQn); /* (1) */
NVIC SetPriority(ADC1 COMP IRQn,0); /* (2) */
```

A.8.9 DMA one shot mode sequence code example

```
/* (1) Enable the peripheral clock on DMA */
^{\prime \star} (2) Enable DMA transfer on ADC - DMACFG is kept at 0 for one shot mode ^{\star \prime}
/* (3) Configure the peripheral data register address */
/* (4) Configure the memory address */
/* (5) Configure the number of DMA transfer to be performs
       on DMA channel 1 */
/* (6) Configure increment, size and interrupts */
/* (7) Enable DMA Channel 1 */
RCC->AHBENR |= RCC AHBENR DMA1EN; /* (1) */
ADC1->CFGR1 |= ADC CFGR1 DMAEN; /* (2) */
DMA1 Channel1->CPAR = (uint32 t) (&(ADC1->DR)); /* (3) */
DMA1_Channel1->CMAR = (uint32_t) (ADC_array); /* (4) */
DMA1 Channel1->CNDTR = NUMBER OF ADC CHANNEL; /* (5) */
DMA1 Channel1->CCR |= DMA CCR MINC | DMA CCR MSIZE 0 | DMA CCR PSIZE 0 \
                    DMA_CCR_TEIE | DMA_CCR_TCIE ; /* (6) */
DMA1 Channel1->CCR |= DMA CCR EN; /* (7) */
```

A.8.10 DMA circular mode sequence code example

```
/* (1) Enable the peripheral clock on DMA */
/* (2) Enable DMA transfer on ADC and circular mode */
/* (3) Configure the peripheral data register address */
/* (4) Configure the memory address */
/* (5) Configure the number of DMA tranfer to be performs
       on DMA channel 1 */
/* (6) Configure increment, size, interrupts and circular mode */
/* (7) Enable DMA Channel 1 */
RCC->AHBENR |= RCC AHBENR DMA1EN; /* (1) */
ADC1->CFGR1 |= ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG; /* (2) */
DMA1_Channel1->CPAR = (uint32_t) (&(ADC1->DR)); /* (3) */
DMA1 Channel1->CMAR = (uint32 t) (ADC array); /* (4) */
DMA1_Channel1->CNDTR = NUMBER_OF_ADC_CHANNEL; /* (5) */
DMA1_Channel1->CCR |= DMA_CCR_MINC | DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0 \
                    DMA CCR TEIE | DMA CCR CIRC; /* (6) */
DMA1 Channel1->CCR \mid = DMA CCR EN; /* (7) */
```

A.8.11 Wait mode sequence code example

A.8.12 Auto off and no wait mode sequence code example

A.8.13 Auto off and wait mode sequence code example

A.8.14 Analog watchdog code example

```
/* Define the upper limit 15% above the factory value
   the value is adapted according to the application power supply
   versus the factory calibration power supply */
uint16 t vrefint high = (*VREFINT CAL ADDR)* VDD CALIB / VDD APPLI * 115 /
100:
/* Define the lower limit 15% below the factory value
  the value is adapted according to the application power supply
   versus the factory calibration power supply */
uint16 t vrefint low = (*VREFINT CAL ADDR) * VDD CALIB / VDD APPLI * 85 /
100:
/* (1) Select HSI16 by writing 00 in CKMODE (reset value) */
/* (2) Select the continuous mode
       and configure the Analog watchdog to monitor only CH17 */
/* (3) Define analog watchdog range : 16b-MSW is the high limit
      and 16b-LSW is the low limit */
/* (4) Select CHSEL4, CHSEL9 and CHSEL17 */
/* (5) Select a sampling mode of 111 i.e. 239.5 ADC clk to be greater
       than 5us */
```



A.8.15 Oversampling code example

A.8.16 Temperature configuration code example

A.8.17 Temperature computation code example

```
/* Temperature sensor calibration value address */
#define TEMP130_CAL_ADDR ((uint16_t*) ((uint32_t) 0x1FF8007E))
#define TEMP30_CAL_ADDR ((uint16_t*) ((uint32_t) 0x1FF8007A))
#define VDD_CALIB ((uint16_t) (300))
#define VDD_APPLI ((uint16_t) (330))
int32_t ComputeTemperature(uint32_t measure)
{
   int32_t temperature;
   temperature = ((measure * VDD APPLI / VDD CALIB)
```

A.9 DAC

A.9.1 Independent trigger without wave generation code example

A.9.2 Independent trigger with single triangle generation code example

A.9.3 DMA initialization code example

```
/* (1) Enable the peripheral clock of the DAC */
/* (2) Enable DMA transfer on DAC ch1,
        enable interrupt on DMA underrun DAC,
        enable the DAC ch1, enable the trigger on ch 1,
        disable the buffer on ch1,
        and select TIM6 as trigger by keeping 000 in TSEL1 */
RCC->APB1ENR |= RCC APB1ENR DACEN; /* (1) */
```



```
DAC->CR |= DAC CR DMAUDRIE1 | DAC CR DMAEN1 | DAC CR BOFF1
         DAC CR TEN1 | DAC CR EN1; /* (2) */
/* (1) Enable the peripheral clock on DMA */
/* (2) Remap DAC on DMA channel 2 */
/* (3) Configure the peripheral data register address */
/* (4) Configure the memory address */
/* (5) Configure the number of DMA tranfer to be performs
       on DMA channel x */
/* (6) Configure increment, size (16-bits), interrupts, transfer
       from memory to peripheral and circular mode */
/* (7) Enable DMA Channel x */
RCC->AHBENR |= RCC AHBENR DMA1EN; /* (1) */
DMA1 CSELR->CSELR | = (uint32 t) (9 << 4); /* (2) */
DMA1 Channel2->CPAR = (uint32 t) (&(DAC->DHR12R1)); /* (3) */
DMA1 Channel2->CMAR = (uint32 t) (sin data); /* (4) */
DMA1 Channel2->CNDTR = SIN ARRAY SIZE; /* (5) */
DMA1 Channel2->CCR |= DMA CCR MINC | DMA CCR MSIZE 0 | DMA CCR PSIZE 0 \
                    DMA CCR DIR DMA CCR TEIE DMA CCR CIRC; /* (6) */
DMA1 Channel2->CCR \mid = DMA CCR EN; /* (7) */
/* Configure NVIC for DMA */
/* (1) Enable Interrupt on DMA Channels x */
/* (2) Set priority for DMA Channels x */
NVIC EnableIRQ(DMA1 Channel2 3 IRQn); /* (1) */
NVIC SetPriority(DMA1 Channel2 3 IRQn,3); /* (2) */
```

A.10 TSC code example

A.10.1 TSC configuration code example

```
TSC->IOHCR &= (uint32_t)(~(TSC_IOHCR_G2_IO3 | TSC_IOHCR_G2_IO4)); /* (2) */
TSC->IER = TSC_IER_EOAIE; /* (3) */
TSC->IOSCR = TSC_IOSCR_G2_IO4; /* (4) */
TSC->IOCCR = TSC_IOCCR_G2_IO3; /* (5) */
TSC->IOGCSR |= TSC_IOGCSR_G2E; /* (6) */
```

A.10.2 TSC interrupt code example

```
/* End of acquisition flag */
if((TSC->ISR & TSC_ISR_EOAF) == TSC_ISR_EOAF)
{
   TSC->ICR = TSC_ICR_EOAIC; /* Clear flag, TSC_ICR_EOAIC = 1 */
   AcquisitionValue = TSC->IOGXCR[1]; /* Get G2 counter value */
}
```

A.11 Timers

A.11.1 Upcounter on TI2 rising edge code example

A.11.2 Up counter on each 2 ETR rising edges code example

```
/* (1) As no filter is needed in this example, write ETF[3:0]=0000
   in the TIMx_SMCR register. Keep the reset value.
   Set the prescaler by writing ETPS[1:0]=01 in the TIMx_SMCR
   register.
   Select rising edge detection on the ETR pin by writing ETP=0
   in the TIMx_SMCR register. Keep the reset value.
   Enable external clock mode 2 by writing ECE=1 in the TIMx_SMCR
   register. */
```



```
/* (2) Enable the counter by writing CEN=1 in the TIMx_CR1 register. */
TIMx->SMCR |= TIM_SMCR_ETPS_0 | TIM_SMCR_ECE; /* (1) */
TIMx->CR1 |= TIM_CR1_CEN; /* (2) */
```

A.11.3 Input capture configuration code example

A.11.4 Input capture data management code example

This code must be inserted in the timer interrupt subroutine.

```
if ((TIMx->SR & TIM SR CC1IF) != 0)
  if ((TIMx->SR & TIM SR CC10F) != 0) /* Check the overflow */
   /* Overflow error management */
    gap = 0; /* Reinitialize the laps computing */
   TIMx->SR = ~(TIM SR CC10F | TIM SR CC11F); /* Clear the flags */
   return;
  }
  if (gap == 0) /* Test if it is the first rising edge */
   counter0 = TIMx->CCR1; /* Read the capture counter which clears the
CC1ICF */
   gap = 1; /* Indicate that the first rising edge has yet been detected */
  }
  else
   counter1 = TIMx->CCR1; /* Read the capture counter which clears the
CC1ICF */
    if (counter1 > counter0) /* Check capture counter overflow */
     Counter = counter1 - counter0;
    }
    else
    {
```

```
Counter = counter1 + OxFFFF - counter0 + 1;
}
counter0 = counter1;
}
else
{
   /* Manage error */
}
```

Note:

This code manages only single counter overflows. To manage several counter overflows, the update interrupt must be enabled (UIE = 1) and properly managed.

A.11.5 PWM input configuration code example

```
/* (1) Select the active input TI1 for TIMx CCR1 (CC1S = 01),
       select the active input TI1 for TIMx CCR2 (CC2S = 10) */
/* (2) Select TI1FP1 as valid trigger input (TS = 101)
       configure the slave mode in reset mode (SMS = 100) */
/* (3) Enable capture by setting CC1E and CC2E
       select the rising edge on CC1 and CC1N (CC1P = 0 and CC1NP = 0,
       reset value),
       select the falling edge on CC2 (CC2P = 1). */
/* (4) Enable interrupt on Capture/Compare 1 */
/* (5) Enable counter */
TIMx->CCMR1 |= TIM CCMR1 CC1S 0 | TIM CCMR1 CC2S 1; /* (1 */
TIMx->SMCR |= TIM SMCR TS 2 | TIM SMCR TS 0 \
            | TIM SMCR SMS 2; /* (2) */
TIMx->CCER |= TIM CCER CC1E | TIM CCER CC2E | TIM CCER CC2P; /* (3) */
TIMx->DIER |= TIM DIER CC1IE; /* (4) */
TIMx - > CR1 \mid = TIM CR1 CEN; /* (5) */
```

A.11.6 PWM input with DMA configuration code example

```
RCC->AHBENR |= RCC AHBENR DMA1EN; /* (1) */
DMA1 CSELR->CSELR |= 8 << (4 * (5-1)) | 8 << (4 * (7-1)); /* (2) */
DMA1 Channel5->CPAR = (uint32 t) (&(TIMx->CCR1)); /* (3) */
DMA1 Channel5->CMAR = (uint32 t) (&Period); /* (4) */
DMA1 Channel5->CNDTR = 1; /* (5) */
DMA1 Channel5->CCR |= DMA CCR MSIZE 0 | DMA CCR PSIZE 0 \
                    DMA CCR TEIE | DMA CCR CIRC; /* (6) */
DMA1 Channel5->CCR |= DMA CCR EN; /* (7) */
/* repeat (3) to (6) for channel 6 */
DMA1 Channel7->CPAR = (uint32 t) (&(TIMx->CCR2)); /* (2) */
DMA1 Channel7->CMAR = (uint32 t) (&DutyCycle); /* (3) */
DMA1 Channel7->CNDTR = 1; /* (4) */
DMA1 Channel7->CCR |= DMA CCR MSIZE 0 | DMA CCR PSIZE 0 \
                    DMA CCR TEIE | DMA CCR CIRC; /* (5) */
DMA1 Channel7->CCR \mid = DMA CCR EN; /* (6) */
/* Configure NVIC for DMA */
/* (1) Enable Interrupt on DMA Channels x */
/* (2) Set priority for DMA Channels x */
NVIC EnableIRQ(DMA1 Channel4 5 6 7 IRQn); /* (1) */
NVIC SetPriority(DMA1 Channel4 5 6 7 IRQn,3); /* (2) */
```

A.11.7 Output compare configuration code example

A.11.8 Edge-aligned PWM configuration example

```
/* (1) Set prescaler to 15, so APBCLK/16 i.e 1MHz */
/* (2) Set ARR = 8, as timer clock is 1MHz the period is 9 us */
/* (3) Set CCRx = 4, , the signal will be high during 4 us */
```



```
/* (4) Select PWM mode 1 on OC1 (OC1M = 110),
       enable preload register on OC1 (OC1PE = 1) */
/* (5) Select active high polarity on OC1 (CC1P = 0, reset value),
       enable the output on OC1 (CC1E = 1) */
/* (6) Enable output (MOE = 1) - optional*/
/* (7) Enable counter (CEN = 1)
      select edge aligned mode (CMS = 00, reset value)
       select direction as upcounter (DIR = 0, reset value) */
/* (8) Force update generation (UG = 1) */
TIMx - > PSC = 15; /* (1) */
TIMx - > ARR = 8; /* (2) */
TIMx - > CCR1 = 4; /* (3) */
TIMx->CCMR1 |= TIM CCMR1 OC1M 2 | TIM CCMR1 OC1M 1
             | TIM_CCMR1_OC1PE; /* (4) */
TIMx->CCER |= TIM CCER CC1E; /* (5) */
TIMx->CR1 |= TIM CR1 CEN; /* (6) */
TIMx \rightarrow EGR = TIM EGR UG; /* (7) */
```

A.11.9 Center-aligned PWM configuration example

```
/* (1) Set prescaler to 15, so APBCLK/16 i.e 1MHz */
/* (2) Set ARR = 8, as timer clock is 1MHz and center-aligned counting,
       the period is 16 us */
/* (3) Set CCRx = 7, the signal will be high during 14 us */
/* (4) Select PWM mode 1 on OC1 (OC1M = 110),
       enable preload register on OC1 (OC1PE = 1, reset value) */
/* (5) Select active high polarity on OC1 (CC1P = 0, reset value),
       enable the output on OC1 (CC1E = 1 */
/* (6) Enable output (MOE = 1 */
/* (7) Enable counter (CEN = 1)
       select center-aligned mode 1 (CMS = 01) */
/* (8) Force update generation (UG = 1) */
TIMx - > PSC = 15; /* (1) */
TIMx - > ARR = 8; /* (2) */
TIMx - > CCR1 = 7; /* (3) */
TIMx->CCMR1 |= TIM CCMR1 OC1M 2 | TIM CCMR1 OC1M 1
             TIM CCMR1 OC1PE; /* (4) */
TIMx->CCER |= TIM CCER CC1E; /* (5) */
TIMx->CR1 |= TIM CR1 CMS 0 | TIM CR1 CEN; /* (6) */
TIMx - > EGR \mid = TIM EGR UG; /* (7) */
```

A.11.10 ETR configuration to clear OCxREF code example

```
/* (1) Set prescaler to 15, so APBCLK/16 i.e 1MHz */
/* (2) Set ARR = 8, as timer clock is 1MHz the period is 9 us */
/* (3) Set CCRx = 4, , the signal will be high during 4 us */
/* (4) Select PWM mode 1 on OC1 (OC1M = 110),
```



```
enable preload register on OC1 (OC1PE = 1)
       enable clearing on OC1 for ETR clearing (OC1CE = 1) */
/* (5) Select active high polarity on OC1 (CC1P = 0, reset value),
       enable the output on OC1 (CC1E = 1)*/
/* (6) Select ETR as OCREF clear source (reserved bit = 1)
       select External Trigger Prescaler off (ETPS = 00, reset value)
       disable external clock mode 2 (ECE = 0, reset value)
       select active at high level (ETP = 0, reset value) */
/* (7) Enable counter (CEN = 1)
       select edge aligned mode (CMS = 00, reset value)
       select direction as upcounter (DIR = 0, reset value) */
/* (8) Force update generation (UG = 1) */
TIMx - > PSC = 15; /* (1) */
TIMx - > ARR = 8; /* (2) */
TIMx - > CCR1 = 4; /* (3) */
TIMx->CCMR1 |= TIM CCMR1 OC1M 2 | TIM CCMR1 OC1M 1 | TIM CCMR1 OC1PE \
             TIM CCMR1 OC1CE; /* (4) */
TIMx->CCER |= TIM CCER CC1E; /* (5) */
TIMx -> SMCR \mid = (1 << 3); /* (6) */
TIMx - > CR1 \mid = TIM CR1 CEN; /* (7) */
TIMx->EGR \mid= TIM EGR UG; /* (8) */
```

A.11.11 Encoder interface code example

A.11.12 Reset mode code example

```
/* (1) Configure channel 1 to detect rising edges on the TI1 input
    by writing CC1S = '01',
    and configure the input filter duration by writing the IC1F[3:0]
    bits
    in the TIMx_CCMR1 register (if no filter is needed, keep
    IC1F=0000).*/
```

A.11.13 Gated mode code example

```
/* (1) Configure channel 1 to detect low level on the TI1 input
       by writing CC1S = '01',
       and configure the input filter duration by writing the IC1F[3:0]
       in the TIMx CCMR1 register (if no filter is needed, keep
       IC1F=0000).*/
^{\prime \star} (2) Select polarity by writing CC1P=1 in the TIMx CCER register ^{\star \prime}
/* (3) Configure the timer in gated mode by writing SMS=101
       Select TI1 as the trigger input source by writing TS=101
       in the TIMx SMCR register.*/
^{\prime *} (4) Set prescaler to 4000-1 in order to get an increment each 250us ^{\ast \prime}
/* (5) Enable the counter by writing CEN=1 in the TIMx CR1 register. */
TIMx->CCMR1 |= TIM CCMR1 CC1S 0; /* (1 */
TIMx->CCER |= TIM CCER CC1P; /* (2) */
TIMx->SMCR |= TIM SMCR SMS 2 | TIM SMCR SMS 0 \
             TIM SMCR TS 2 | TIM SMCR TS 0; /* (3) */
TIMx - > PSC = 3999; /* (4) */
TIMx - > CR1 \mid = TIM CR1 CEN; /* (5) */
```

A.11.14 Trigger mode code example

```
/* (1) Configure channel 2 to detect rising edge on the TI2 input
    by writing CC2S = '01',
    and configure the input filter duration by writing the IC1F[3:0]
    bits
    in the TIMx_CCMR1 register (if no filter is needed, keep
    IC1F=0000).*/
/* (2) Select polarity by writing CC2P=0 (reset value) in the TIMx_CCER
    register */
/* (3) Configure the timer in trigger mode by writing SMS=110
```



A.11.15 External clock mode 2 + trigger mode code example

```
/* (1) Configure no input filter (ETF=0000, reset value)
       configure prescaler disabled (ETPS = 0, reset value)
       select detection on rising edge on ETR (ETP = 0, reset value)
       enable external clock mode 2 (ECE = 1 */
/* (2) Configure no input filter (IC1F=0000, reset value)
       select input capture source on TI1 (CC1S = 01) */
/* (3) Select polarity by writing CC1P=0 (reset value) in the TIMx CCER
       register */
/* (4) Configure the timer in trigger mode by writing SMS=110
       Select TI1 as the trigger input source by writing TS=101
       in the TIMx SMCR register.*/
TIMx->SMCR |= TIM SMCR ECE; /* (1) */
TIMx->CCMR1 |= TIM CCMR1 CC1S 0; /* (2 */
//TIMx->CCER &= \simTIM CCER CC1P; /* (3) */
TIMx->SMCR |= TIM SMCR SMS 2 | TIM SMCR SMS 1 \
            | TIM_SMCR_TS_2 | TIM_SMCR_TS_0; /* (4) */
```

A.11.16 One-Pulse mode code example

```
/* The OPM waveform is defined by writing the compare registers */
/* (1) Set prescaler to 15, so APBCLK/16 i.e 1MHz */
/* (2) Set ARR = 7, as timer clock is 1MHz the period is 8 us */
/* (3) Set CCRx = 5, the burst will be delayed for 5 us (must be > 0 */
/* (4) Select PWM mode 2 on OC1 (OC1M = 111),
        enable preload register on OC1 (OC1PE = 1, reset value)
        enable fast enable (no delay) if PULSE_WITHOUT_DELAY is set*/
/* (5) Select active high polarity on OC1 (CC1P = 0, reset value),
        enable the output on OC1 (CC1E = 1 */
/* (6) Enable output (MOE = 1) */
/* (7) Write '1 in the OPM bit in the TIMx_CR1 register to stop the
        counter
        at the next update event (OPM = 1)
        enable auto-reload register(ARPE = 1) */
```



A.11.17 Timer prescaling another timer code example

```
/* (1) Select Update Event as Trigger output (TRG0) by writing MMS = 010
       in TIMx CR2. */
/* (2) Configure TIMy in slave mode using ITR1 as internal trigger
       by writing TS = 000 in TIMy_SMCR (reset value)
       Configure TIMy in external clock mode 1, by writing SMS=111 in the
       TIMy SMCR register. */
^{\prime \star} (3) Set TIMx prescaler to 15999 in order to get an increment each 1ms ^{\star}/
/* (4) Set TIMx Autoreload to 999 in order to get an overflow (so an UEV)
       each second */
/* (5) Set TIMx Autoreload to 24*3600-1 in order to get an overflow
       each 24-hour */
^{\prime \star} (6) Enable the counter by writing CEN=1 in the TIMx CR1 register. ^{\star \prime}
/* (7) Enable the counter by writing CEN=1 in the TIMy CR1 register. */
TIMx->CR2 |= TIM CR2 MMS 1; /* (1 */
TIMy->SMCR |= TIM SMCR SMS 2 | TIM SMCR SMS 1 | TIM SMCR SMS 0; /* (2) */
TIMx -> PSC = 15999; /* (3) */
TIMx - > ARR = 999; /* (4) */
TIMy -> ARR = (24 * 3600) - 1; /* (5) */
TIMx - > CR1 \mid = TIM CR1 CEN; /* (6) */
TIMy->CR1 \mid= TIM CR1 CEN; /* (7) */
```

A.11.18 Timer enabling another timer code example

```
/* (1) Configure Timer x master mode to send its Output Compare 1
    Reference (OC1REF)
    signal as trigger output (MMS=100 in the TIMx_CR2 register). */
/* (2) Configure the Timer x OC1REF waveform (TIMx_CCMR1 register)
    Channel 1 is in PWM mode 1 when the counter is less than the
    capture/compare
    register (write OC1M = 110) */
/* (3) Configure TIMy in slave mode using ITR1 as internal trigger
    by writing TS = 000 in TIMy_SMCR (reset value)
    Configure TIMy in gated mode, by writing SMS=101 in the
```



```
TIMy SMCR register. */
/* (4) Set TIMx prescaler to 2 */
/* (5) Set TIMy prescaler to 2 */
/* (6) Set TIMx Autoreload to 999 in order to get an overflow (so an UEV)
       each 100ms */
/* (7) Set capture compare register to a value between 0 and 999 */
TIMx - > CR2 \mid = TIM CR2 MMS 2; /* (1 */
TIMx->CCMR1 |= TIM CCMR1 OC1M 2 | TIM CCMR1 OC1M 1; /* (2) */
TIMy->SMCR |= TIM SMCR SMS 2 | TIM SMCR SMS 0; /* (3) */
TIMx - > PSC = 2; /* (4) */
TIMy - > PSC = 2; /* (5) */
TIMx -> ARR = 999; /* (6) */
TIMx -> CCR1 = 700; /* (7) */
/* Configure the slave timer to generate toggling on each count */
/* (1) Configure the Timer 2 in PWM mode 1 (write OC1M = 110) */
/* (2) Set TIMx Autoreload to 1 */
/* (3) Set capture compare register to 1 */
TIMy->CCMR1 |= TIM CCMR1 OC1M 2 | TIM CCMR1 OC1M 1; /* (1) */
TIMy - > ARR = 1; /* (2) */
TIMy -> CCR1 = 1; /* (3) */
/* Enable the output of TIMx OC1 */
/* (1) Select active high polarity on OC1 (CC1P = 0, reset value),
       enable the output on OC1 (CC1E = 1 */
/* (2) Enable output (MOE = 1 */
TIMx->CCER |= TIM CCER CC1E;
/* Enable the output of TIMy OC1 */
/* (1) Select active high polarity on OC1 (CC1P = 0, reset value),
       enable the output on OC1 (CC1E = 1 */
/* (2) Enable output (MOE = 1 */
TIMy->CCER |= TIM CCER CC1E;
/* (1) Enable the slave counter first by writing CEN=1 in the TIMy CR1
       register. */
/* (2) Enable the master counter by writing CEN=1 in the TIMx CR1
       register. */
TIMy->CR1 |= TIM CR1 CEN; /* (1) */
TIMx - > CR1 \mid = TIM CR1 CEN; /* (2) */
```

A.11.19 Master and slave synchronization code example

```
/* (1) Configure Timer x in master mode to send its enable signal
    as trigger output (MMS=001 in the TIMx_CR2 register). */
/* (2) Configure the Timer x Channel 1 waveform (TIMx_CCMR1 register)
    is in PWM mode 1 (write OC1M = 110) */
```



```
/* (3) Configure TIMy in slave mode using ITR1 as internal trigger
       by writing TS = 000 in TIMy SMCR (reset value)
       Configure TIMy in gated mode, by writing SMS=101 in the
       TIMy SMCR register. */
/* (4) Set TIMx prescaler to 2 */
/* (5) Set TIMy prescaler to 2 */
/* (6) Set TIMx Autoreload to 99 in order to get an overflow (so an UEV)
       each 10ms */
/* (7) Set capture compare register to a value between 0 and 99 */
TIMx->CR2 \mid= TIM CR2 MMS 0; /* (1 */
TIMx->CCMR1 |= TIM CCMR1 OC1M 2 | TIM CCMR1 OC1M 1; /* (2) */
TIMy->SMCR |= TIM SMCR SMS 2 | TIM SMCR SMS 0; /* (3) */
TIMx -> PSC = 2; /* (4) */
TIMy - > PSC = 2; /* (5) */
TIMx - > ARR = 99; /* (6) */
TIMx -> CCR1 = 25; /* (7) */
/* Configure the slave timer Channel 1 as PWM as Timer to show
   synchronicity */
/* (1) Configure the Timer y in PWM mode 1 (write OC1M = 110) */
/* (2) Set TIMx Autoreload to 99 */
/* (3) Set capture compare register to 25 */
TIMy->CCMR1 |= TIM CCMR1 OC1M 2 | TIM CCMR1 OC1M 1; /* (1) */
TIMy - > ARR = 99; /* (2) */
TIMy -> CCR1 = 25; /* (3) */
/* Enable the output of TIMx OC1 */
/* (1) Select active high polarity on OC1 (CC1P = 0, reset value),
       enable the output on OC1 (CC1E = 1 */
/* (2) Enable output (MOE = 1 */
TIMx->CCER |= TIM CCER CC1E;
/* Enable the output of TIMy OC1 */
/* (1) Select active high polarity on OC1 (CC1P = 0, reset value),
       enable the output on OC1 (CC1E = 1 */
/* (2) Enable output (MOE = 1 */
TIMy->CCER |= TIM CCER CC1E;
/* (1) Reset Timer x by writing '1 in UG bit (TIMx EGR register) */
/* (2) Reset Timer y by writing '1 in UG bit (TIMy EGR register) */
TIMx->EGR |= TIM EGR UG;
TIMy->EGR |= TIM EGR UG;
/* (1) Enable the slave counter first by writing CEN=1
       in the TIMy CR1 register.
       TIMy will start synchronously with the master timer*/
/* (2) Start the master counter by writing CEN=1 in the TIMx CR1
       register. */
```

```
TIMy->CR1 |= TIM_CR1_CEN; /* (1) */
TIMx->CR1 |= TIM_CR1_CEN; /* (2) */
```

A.11.20 Two timers synchronized by an external trigger code example

```
/* (1) Configure TIMx master mode to send its enable signal
       as trigger output (MMS=001 in the TIMx_CR2 register). \star/
/* (2) Configure TIMx in slave mode to get the input trigger from TI1
       by writing TS = 100 in TIMx SMCR
       Configure TIMx in trigger mode, by writing SMS=110 in the
       TIMx SMCR register.
       Configure TIMx in Master/Slave mode by writing MSM = 1
       in TIMx SMCR */
/* (3) Configure TIMy in slave mode to get the input trigger from Timer1
       by writing TS = 000 in TIMy_SMCR (reset value)
       Configure TIMy in trigger mode, by writing SMS=110 in the
       TIMy SMCR register. */
/* (4) Reset Timer x counter by writing '1' in UG bit (TIMx EGR register) */
^{\prime \star} (5) Reset Timer y counter by writing '1' in UG bit (TIMy EGR register) ^{\star \prime}
TIMx->CR2 |= TIM CR2 MMS 0; /* (1 */
TIMX->SMCR |= TIM_SMCR_TS_2 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1
            TIM SMCR MSM; /* (2) */
TIMy->SMCR |= TIM SMCR SMS 2 | TIM SMCR SMS 1; /* (3) */
TIMx->EGR \mid = TIM EGR UG; /* (4) */
TIMy->EGR \mid= TIM EGR UG; /* (5) */
/* Configure the Timer Channel 2 as PWM as PWM */
/* (1) Configure the Timer 1 Channel 2 waveform (TIM1 CCMR1 register)
       is in PWM mode 1 (write OC2M = 110) */
/* (2) Set TIMx prescaler to 2 */
/* (3) Set TIMx Autoreload to 99 in order to get an overflow (so an UEV)
       each 10ms */
/* (4) Set capture compare register to a value between 0 and 99 */
TIMx->CCMR1 |= TIM CCMR1 OC2M 2 | TIM CCMR1 OC2M 1; /* (1) */
TIMx - > PSC = 2; /* (2) */
TIMx - > ARR = 99; /* (3) */
TIMx -> CCR2 = 25; /* (4) */
/* Configure the slave timer Channel 1 as PWM as Timer
   to show synchronicity */
/* (1) Configure the Timer 2 in PWM mode 1 (write OC1M = 110) */
/* (2) Set TIMy prescaler to 2 */
/* (3) Set TIMx Autoreload to 99 */
/* (4) Set capture compare register to 25 */
TIMy->CCMR1 |= TIM CCMR1 OC1M 2 | TIM CCMR1 OC1M 1; /* (1) */
TIMy - > PSC = 2; /* (2) */
```

```
TIMy->ARR = 99; /* (2) */
TIMy-> CCR1 = 25; /* (3) */

/* Enable the output of TIMx OC1 */
/* (1) Select active high polarity on OC1 (CC1P = 0, reset value),
        enable the output on OC1 (CC1E = 1 */
/* (2) Enable output (MOE = 1 */
TIMx->CCER |= TIM_CCER_CC2E;

/* Enable the output of TIMy OC1 */
/* (1) Select active high polarity on OC1 (CC1P = 0, reset value),
        enable the output on OC1 (CC1E = 1 */
/* (2) Enable output (MOE = 1 */
TIMy->CCER |= TIM_CCER_CC1E;
```

A.11.21 DMA burst feature code example

```
/* Configure DMA Burst Feature */
/* Configure the corresponding DMA channel */
/* (1) Enable the peripheral clocks of Timer x and DMA*/
/\star (2) Remap DMA channel2 on TIM2_UP by writing 1000 in DMA_CSELR_C2S \star/
/* (3) Set DMA channel peripheral address is the DMAR register address */
/* (4) Set DMA channel memory address is the address of the buffer in the
       RAM containing the data to be transferred by DMA into CCRx
       registers */
/* (5) Set the number of data transfer to sizeof(Duty Cycle Table) */
/* (6) Configure DMA transfer in CCR register
       enable the circular mode by setting CIRC bit (optional)
       set memory size to 16 bits MSIZE = 01
       set peripheral size to 32 bits PSIZE = 10
       enable memory increment mode by setting MINC
       set data transfer direction read from memory by setting DIR */
/* (7) Configure TIMx DCR register with DBL = 3 transfers
       and DBA = (@TIMx->CCR2 - @TIMx->CR1) >> 2 = 0xE */
/* (8) Enable the TIMx update DMA request by setting UDE bit in DIER
       register */
/* (9) Enable TIMx */
/* (10) Enable DMA channel */
RCC->AHBENR |= RCC AHBENR DMA1EN; /* (1) */
DMA1 CSELR->CSELR |= 8 << (4 * (2-1)); /* (2) */
DMA1 Channel2->CPAR = (uint32 t) (&(TIMx->DMAR)); /* (3) */
DMA1 Channel2->CMAR = (uint32 t) (Duty Cycle Table); /* (4) */
DMA1 Channel2->CNDTR = 10*3; /* (5) */
DMA1 Channel2->CCR |= DMA CCR CIRC | DMA CCR MSIZE 0 | DMA CCR PSIZE 1
                     DMA CCR MINC | DMA CCR DIR; /* (6) */
TIMx \rightarrow DCR = (3 \ll 8)
```



```
+ ((((uint32_t)(&TIM2->CCR2)) - ((uint32_t)(&TIM2->CR1))) >> 2)
; /* (7) */
TIMx->DIER |= TIM_DIER_UDE; /* (8) */
TIMx->CR1 |= TIM_CR1_CEN; /* (9) */
DMA1_Channel2->CCR |= DMA_CCR_EN; /* (10) */
```

A.12 Low-power timer (LPTIM)

A.12.1 Pulse counter configuration code example

A.13 IWDG code example

A.13.1 IWDG configuration code example

```
/* (1) Activate IWDG (not needed if done in option bytes) */
/* (2) Enable write access to IWDG registers */
/* (3) Set prescaler by 8 */
/* (4) Set reload value to have a rollover each 100ms */
/* (5) Check if flags are reset */
/* (6) Refresh counter */
IWDG->KR = IWDG_START; /* (1) */
IWDG->KR = IWDG_WRITE_ACCESS; /* (2) */
IWDG->PR = IWDG_PR_PR_0; /* (3) */
IWDG->RLR = IWDG_RELOAD; /* (4) */
while(IWDG->SR) /* (5) */
{
    /* add time out here for a robust application */
}
IWDG->KR = IWDG_REFRESH; /* (6) */
```

A.13.2 IWDG configuration with window code example

```
/* (1) Activate IWDG (not needed if done in option bytes) */
/* (2) Enable write access to IWDG registers */
```

Code examples RM0376

```
/* (3) Set prescaler by 8 */
/* (4) Set reload value to have a rollover each 100ms */
/* (5) Check if flags are reset */
/* (6) Set a 50ms window, this will refresh the IWDG */
IWDG->KR = IWDG_START; /* (1) */
IWDG->KR = IWDG_WRITE_ACCESS; /* (2) */
IWDG->PR = IWDG_PR_PR_0; /* (3) */
IWDG->RLR = IWDG_RELOAD; /* (4) */
while(IWDG->SR) /* (5) */
{
    /* add time out here for a robust application */
}
IWDG->WINR = IWDG_RELOAD >> 1; /* (6) */
```

A.14 WWDG code example

A.14.1 WWDG configuration code example

A.15 RTC code example

A.15.1 RTC calendar configuration code example

```
/* (1) Write access for RTC registers */
/* (2) Enable init phase */
/* (3) Wait until it is allow to modify RTC register values */
/* (4) set prescaler, 40kHz/64 => 625Hz, 625Hz/625 => 1Hz */
/* (5) New time in TR */
/* (6) Disable init phase */
/* (7) Disable write access for RTC registers */
RTC->WPR = 0xCA; /* (1) */
RTC->WPR = 0x53; /* (1) */
RTC->ISR = RTC_ISR_INIT; /* (2) */
while((RTC->ISR & RTC_ISR_INITF)!=RTC_ISR_INITF) /* (3) */
{
    /* add time out here for a robust application */
}
RTC->PRER = 0x003F0270; /* (4) */
```

RM0376 Code examples

```
RTC->TR = RTC_TR_PM | Time; /* (5) */
RTC->ISR =~ RTC_ISR_INIT; /* (6) */
RTC->WPR = 0xFE; /* (7) */
RTC->WPR = 0x64; /* (7) */
```

A.15.2 RTC alarm configuration code example

```
/* (1) Write access for RTC registers */
/* (2) Disable alarm A to modify it */
/* (3) Wait until it is allow to modify alarm A value */
/* (4) Modify alarm A mask to have an interrupt each 1Hz */
/* (5) Enable alarm A and alarm A interrupt */
/* (6) Disable write access */
RTC->WPR = 0xCA; /* (1) */
RTC->WPR = 0x53; /* (1) */
RTC->CR &=~ RTC CR ALRAE; /* (2) */
while((RTC->ISR & RTC ISR ALRAWF) != RTC ISR ALRAWF) /* (3) */
 /* add time out here for a robust application */
}
RTC->ALRMAR = RTC ALRMAR MSK4 | RTC ALRMAR MSK3 | RTC ALRMAR MSK2 |
RTC ALRMAR MSK1; /* (4) */
RTC->CR = RTC CR ALRAIE | RTC CR ALRAE; /* (5) */
RTC->WPR = 0 \times FE; /* (6) */
RTC->WPR = 0 \times 64; /* (6) */
```

A.15.3 RTC WUT configuration code example

```
/* (1) Write access for RTC registers */
/* (2) Disable wake up timerto modify it */
/* (3) Wait until it is allow to modify wake up reload value */
/* (4) Modify wake up value reload counter to have a wake up each 1Hz */
/* (5) Enable wake up counter and wake up interrupt */
/* (6) Disable write access */
RTC->WPR = 0xCA; /* (1) */
RTC->WPR = 0x53; /* (1) */
RTC->CR &=~ RTC_CR_WUTE; /* (2) */
while((RTC->ISR & RTC_ISR_WUTWF) != RTC_ISR_WUTWF) /* (3) */
{
    /* add time out here for a robust application */
}
RTC->WUTR = 0x9C0; /* (4) */
RTC->CR = RTC_CR_WUTE | RTC_CR_WUTIE; /* (5) */
RTC->WPR = 0xFE; /* (6) */
RTC->WPR = 0x64; /* (6) */
```

Code examples RM0376

A.15.4 RTC read calendar code example

```
if((RTC->ISR & RTC_ISR_RSF) == RTC_ISR_RSF)
{
   TimeToCompute = RTC->TR; /* get time */
   DateToCompute = RTC->DR; /* need to read date also */
}
```

A.15.5 RTC calibration code example

```
/* (1) Write access for RTC registers */
/* (2) Enable init phase */
/* (3) Wait until it is allow to modify RTC register values */
/* (4) set prescaler, 40\,\mathrm{kHz}/125 => 320 Hz, 320\,\mathrm{Hz}/320 => 1Hz */
/* (5) New time in TR */
/* (6) Disable init phase */
/* (7) Wait until it's allow to modify calibartion register */
/* (8) Set calibration to around +20ppm, which is a standard value @25°C */
/* Note: the calibration is relevant when LSE is selected for RTC clock */
/* (9) Disable write access for RTC registers */
RTC->WPR = 0xCA; /* (1) */
RTC->WPR = 0x53; /* (1) */
RTC->ISR = RTC ISR INIT; /* (2) */
while((RTC->ISR & RTC ISR INITF)!=RTC ISR INITF) /* (3) */
  /* add time out here for a robust application */
RTC->PRER = (124 << 16) | 319; /* (4) */
RTC->TR = RTC TR PM | Time; /* (5) */
RTC->ISR &=~ RTC ISR INIT; /* (6) */
while((RTC->ISR & RTC ISR RECALPF) == RTC ISR RECALPF) /* (7) */
  /* add time out here for a robust application */
RTC->CALR = RTC CALR CALP | 482; /* (8) */
RTC->WPR = 0 \times FE; /* (9) */
RTC->WPR = 0 \times 64; /* (9) */
```

A.15.6 RTC tamper and time stamp configuration code example

```
/* Tamper configuration:
    - Disable precharge (PU)
    - RTCCLK/256 tamper sampling frequency
    - Activate time stamp on tamper detection
    - input rising edge trigger detection on RTC_TAMP2 (PA0)
    - Tamper interrupt enable */
RTC->TAFCR = RTC TAFCR TAMPPUDIS | RTC TAFCR TAMPFREQ | RTC TAFCR TAMPTS
```



RM0376 Code examples

```
RTC TAFCR TAMP2E | RTC TAFCR TAMPIE;
```

A.15.7 RTC tamper and time stamp code example

A.15.8 RTC clock output code example

```
/* (1) Write access for RTC registers */
/* (2) Disable alarm A to modify it */
/* (3) Wait until it is allow to modify alarm A value */
/* (4) Modify alarm A mask to have an interrupt each 1Hz */
/* (5) Enable alarm A and alarm A interrupt, calibration output (1Hz)
       enable */
/* (6) Disable write access */
RTC->WPR = 0xCA; /* (1) */
RTC->WPR = 0x53; /* (1) */
RTC->CR &=~ RTC CR ALRAE; /* (2) */
while((RTC->ISR & RTC ISR ALRAWF) != RTC ISR ALRAWF) /* (3) */
 /* add time out here for a robust application */
RTC->ALRMAR = RTC ALRMAR MSK4 | RTC ALRMAR MSK3 | RTC ALRMAR MSK2 |
RTC_ALRMAR MSK1; /* (4) */
RTC->CR = RTC CR ALRAIE | RTC CR ALRAE | RTC CR COE | RTC CR COSEL; /*(5 */
RTC->WPR = 0 \times FE; /* (6) */
RTC->WPR = 0x64; /* (6) */
```

A.16 I2C code example

A.16.1 I2C configured in slave mode code example

Code examples RM0376

```
I2C1->TIMINGR = (uint32_t) 0x00300619; /* (1) */
I2C1->CR1 = I2C_CR1_PE | I2C_CR1_ADDRIE; /* (2) */
I2C1->OAR1 |= (uint32_t) (I2C1_OWN_ADDRESS << 1); /* (3) */
I2C1->OAR1 |= I2C OAR1 OA1EN; /* (4) */
```

A.16.2 I2C slave transmitter code example

```
uint32_t I2C_InterruptStatus = I2C1->ISR; /* Get interrupt status */
/* Check address match */
if((I2C_InterruptStatus & I2C_ISR_ADDR) == I2C_ISR_ADDR)
{
    I2C1->ICR |= I2C_ICR_ADDRCF; /* Clear address match flag */
    /* Check if transfer direction is read (slave transmitter) */
    if((I2C1->ISR & I2C_ISR_DIR) == I2C_ISR_DIR)
    {
        I2C1->CR1 |= I2C_CR1_TXIE; /* Set transmit IT */
    }
}
else if((I2C_InterruptStatus & I2C_ISR_TXIS) == I2C_ISR_TXIS)
{
        I2C1->CR1 &=~ I2C_CR1_TXIE; /* Disable transmit IT */
        I2C1->TXDR = I2C_BYTE_TO_SEND; /* Byte to send */
}
```

A.16.3 I2C slave receiver code example

```
uint32_t I2C_InterruptStatus = I2C1->ISR; /* Get interrupt status */
if((I2C_InterruptStatus & I2C_ISR_ADDR) == I2C_ISR_ADDR)
{
    I2C1->ICR |= I2C_ICR_ADDRCF; /* Address match event */
}
else if((I2C_InterruptStatus & I2C_ISR_RXNE) == I2C_ISR_RXNE)
{
    /* Read receive register, will clear RXNE flag */
    if(I2C1->RXDR == I2C_BYTE_TO_SEND)
    {
        /* Process */
    }
}
```

A.16.4 I2C configured in master mode to receive code example



RM0376 Code examples

A.16.5 I2C configured in master mode to transmit code example

A.16.6 I2C master transmitter code example

```
/* Check Tx empty */
if((I2C2->ISR & I2C_ISR_TXE) == (I2C_ISR_TXE))
{
    I2C2->TXDR = I2C_BYTE_TO_SEND; /* Byte to send */
    I2C2->CR2 |= I2C_CR2_START; /* Go */
}
```

A.16.7 I2C master receiver code example

```
if((I2C2->ISR & I2C_ISR_RXNE) == I2C_ISR_RXNE)
{
   /* Read receive register, will clear RXNE flag */
   if(I2C2->RXDR == I2C_BYTE_TO_SEND)
   {
        /* Process */
   }
}
```

A.16.8 I2C configured in master mode to transmit with DMA code example

Code examples RM0376

A.16.9 I2C configured in slave mode to receive with DMA code example

A.17 USART code example

A.17.1 USART transmitter configuration code example

```
/* (1) oversampling by 16, 9600 baud */
/* (2) 8 data bit, 1 start bit, 1 stop bit, no parity */
USART1->BRR = 160000 / 96; /* (1) */
USART1->CR1 = USART_CR1_TE | USART_CR1_UE; /* (2) */
```

A.17.2 USART transmit byte code example

```
/* start USART transmission */
USART1->TDR = stringtosend[send++]; /* Will inititiate TC if TXE */
```

A.17.3 USART transfer complete code example

```
if((USART1->ISR & USART_ISR_TC) == USART_ISR_TC)
{
   if(send == sizeof(stringtosend))
   {
      send=0;
      USART1->ICR = USART_ICR_TCCF; /* Clear transfer complete flag */
   }
   else
   {
      /* clear transfer complete flag and fill TDR with a new char */
      USART1->TDR = stringtosend[send++];
   }
}
```

A.17.4 USART receiver configuration code example

```
/* (1) oversampling by 16, 9600 baud */
/* (2) 8 data bit, 1 start bit, 1 stop bit, no parity, reception mode */
```



RM0376 Code examples

```
USART1->BRR = 160000 / 96; /* (1) */
USART1->CR1 = USART_CR1_RXNEIE | USART_CR1_RE | USART_CR1_UE; /* (2) */
```

A.17.5 USART receive byte code example

```
if((USART1->ISR & USART_ISR_RXNE) == USART_ISR_RXNE)
{
  chartoreceive = (uint8_t)(USART1->RDR); /* Receive data, clear flag */
}
```

A.17.6 USART LIN mode code example

A.17.7 USART synchronous mode code example

```
/* (1) oversampling by 16, 9600 baud */
/* (2) Synchronous mode */
/* CPOL and CPHA = 0 => rising first edge */
/* Last bit clock pulse */
/* Most significant bit first in transmit/receive */
/* (3) 8 data bit, 1 start bit, 1 stop bit, no parity */
/* Transmission enabled, reception enabled */
USART1->BRR = 160000 / 96; /* (1) */
USART1->CR2 = USART_CR2_MSBFIRST | USART_CR2_CLKEN | USART_CR2_LBCL; /* (2)
*/
USART1->CR1 = USART_CR1_TE | USART_CR1_RXNEIE | USART_CR1_RE |
USART_CR1_UE; /* (3) */
/* polling idle frame Transmission w/o clock */
while((USART1->ISR & USART_ISR_TC) != USART_ISR_TC)
{
    /* add time out here for a robust application */
}
USART1->ICR = USART_ICR_TCCF;/* clear TC flag */
```

Code examples RM0376

```
USART1->CR1 |= USART CR1 TCIE;/* enable TC interrupt */
```

A.17.8 USART single-wire half-duplex code example

A.17.9 USART smartcard mode code example

```
/* (1) oversampling by 16, 9600 baud */
/* (2) Clock divided by 16 = 1MHz */
/* (3) Samrt card mode enable */
/* (4) 1.5 stop bits, clock enable */
/* (5) 8-data bit plus parity, 1 start bit */
USART1->BRR = 160000 / 96; /* (1) */
USART1->GTPR = 16 >> 1; /* (2) */
USART1->CR3 = USART CR3 SCEN; /* (3) */
USART1->CR2 = USART CR2 STOP 1 | USART CR2 STOP 0 | USART CR2 CLKEN; /* (4 */
USART1->CR1 = USART_CR1_M | USART_CR1_PCE | USART_CR1_TE |
USART_CR1_UE; /* (5) */
/* Polling idle frame transmission transfer complete (this frame is not
sent) */
while ((USART1->ISR & USART ISR TC) != USART ISR TC)
 /* add time out here for a robust application */
}
USART1->ICR = USART ICR TCCF; /* clear TC flag */
USART1->CR1 |= USART CR1 TCIE; /* enable TC interrupt */
```

A.17.10 USART IrDA mode code example

```
/* (1) oversampling by 16, 9600 baud */
/* (2) Divide by 24 to achieve the low power frequency */
/* (3) Enable IrDA */
/* (4) 8 data bit, 1 start bit, 1 stop bit, no parity */
```



RM0376 Code examples

```
USART1->BRR = 160000 / 96; /* (1) */
USART1->GTPR = 24; /* (2) */
USART1->CR3 = USART_CR3_IREN; /* (3) */
USART1->CR1 = USART_CR1_TE | USART_CR1_UE; /* (4) */
/* polling idle frame Transmission */
while((USART1->ISR & USART_ISR_TC) != USART_ISR_TC)
{
    /* add time out here for a robust application */
}
USART1->ICR = USART_ICR_TCCF;/* clear TC flag */
USART1->CR1 |= USART_CR1_TCIE;/* enable TC interrupt */
```

A.17.11 USART DMA code example

A.17.12 USART hardware flow control code example

Code examples RM0376

A.18 LPUART code example

A.18.1 LPUART receiver configuration code example

A.18.2 LPUART receive byte code example

```
if((LPUART1->ISR & USART_ISR_RXNE) == USART_ISR_RXNE)
{
   chartoreceive = (uint8_t)(LPUART1->RDR); /* Receive data, clear flag */
}
```

A.19 SPI code example

A.19.1 SPI master configuration code example

A.19.2 SPI slave configuration code example

```
/* nSS hard, slave, CPOL and CPHA at zero (rising first edge) */
/* (1) RXNE IT, 8-bit Rx fifo */
/* (2) Enable SPI2 */
SPI2->CR2 = SPI_CR2_RXNEIE; /* (1) */
SPI2->CR1 |= SPI_CR1_SPE; /* (2) */
```

A.19.3 SPI full duplex communication code example

```
if((SPI1->SR & SPI_SR_TXE) == SPI_SR_TXE) /* Test Tx empty */
{
    /* Will inititiate 8-bit transmission if TXE */
    *(uint8_t *)&(SPI1->DR) = SPI1_DATA;
}
```

RM0376 Code examples

A.19.4 SPI master configuration with DMA code example

A.19.5 SPI slave configuration with DMA code example

```
/* nSS hard, slave, CPOL and CPHA at zero (rising first edge) */
/* (1) TX and RX with DMA, RXNE IT, 8-bit Rx fifo */
/* (2) Enable SPI2 */
SPI2->CR2 = SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN; /* (1) */
SPI2->CR1 |= SPI_CR1_SPE; /* (2) */
```

A.19.6 SPI interrupt code example

```
if((SPI1->SR & SPI_SR_RXNE) == SPI_SR_RXNE)
{
   SPI1_Data = (uint8_t)SPI1->DR; /* receive data, clear flag */
   /* Process */
}
```

A.20 DBG code example

A.20.1 DBG read device ld code example

```
MCU Id = DBGMCU->IDCODE; /* Read MCU Id, 32-bit access */
```

A.20.2 DBG debug in LPM code example

```
DBGMCU->CR |= DBGMCU CR DBG STOP; /* To be able to debug in stop mode */
```

Revision history

Table 167. Document revision history

Date	Revision	Changes
30-Apr-2014	1	Initial release.
		Section 1.3: Peripheral availability: added category 5 (STM32L07xx/8xx) features, updated Table 1: STM32L0x2 memory density and added Table 2.: Overview of features per category. Added Appendix A: Code examples.
		System and memory overview
		Added category 5 features.
		Updated TIMER 7 register addresses in Table 3: STM32L0x2 peripheral register boundary addresses.
		Flash memory/data EEPROM
		Added category 5 features.
		Replaced FLASH_WRPROT by FLASH_WRPROT1 and added FLASH_WRPROT2 register. Updated BOR_LEV description and renamed BOOT1 into nBOOT1 in FLASH_OPTCR register.
		Updated READY flag description in FLASH_SR register.
		CRC
		Updated Section 25.2: CRC main features and Section : Polynomial programmability.
04-May-2015	2	FIREWALL
		Updated Section 5.3.5: Firewall initialization.
		PWR
		Removed limitation related to 1.8V minimum VDDA for ADC and updated VREF+ in Section 6.1: Power supplies. Updated packages in Section 6.1.1: Independent A/D and DAC converter supply and reference voltage. Updated Figure 10: Power supply overview.
		Updated Range 1 description in Section 6.1.5: Dynamic voltage scaling management.
		Updated Section : Range 1 to specify that the CRS is available only in range 1.
		Updated Table 32: Summary of low-power modes.
		Added Section 6.3.5: Entering low-power mode and Section 6.3.6: Exiting low-power mode.
		Updated Section 6.3.7: Sleep mode to remove details on mode entry and exit and updated Table 33: Sleep-now and Table 34: Sleep-on-exit.
		Updated Section 6.3.8: Low-power sleep mode (LP sleep) to remove details on mode entry and exit and updated Table 35: Sleep-now (Low-power sleep) and Table 36: Sleep-on-exit (Low-power sleep).



Table 167. Document revision history (continued)

PWR (continued) Updated Section 6.3.9: Stop mode to remove details on mode entry and exit and updated Table 37: Stop mode. Updated Section 6.3.10: Standby mode to remove details on mode entry and exit and updated Table 38: Standby mode. Updated LPRUN bit description in Section 6.4.1: PWR power control register (PWR_CR). Added EWUP3 bit in Section 6.4.2: PWR power control/status register (PWR_CSR). Updated Section : Range 1 to specify that the CRS is available only in range 1. RCC Updated ADC clock in Section 7.2: Clocks. Added HSE failure in Section 7.2.10: HSE clock security system (CSS). Added HSI160UTEN bit in Section 7.3.1: Clock control register (RCC_CR). Added HSI48DIV6EN and updated HSI48DIV6EN in Section 7.3.3: Clock recovery RC register (RCC_CRRCR). Section 7.3.7: Clock interrupt clear register (RCC_CICR): changed bit access type to 'w, renamed USB bit into UFB and bit moved to bit 3. Renamed MIFIEN into FWEN and description updated in Section 7.3.14: APB2 peripheral clock enable register (RCC_APB2ENR). Updated Section 7.3.21: Control/status register (RCC_APB2ENR). Updated Section 7.3.21: Control/status register (RCC_CSR). Added IOPERST in Section 7.3.21: GPIO clock enable register (RCC_IOPSNENR). Renamed TOUCHRST into TSCRST in Section 7.3.12: GPIO clock enable register (RCC_IOPSNENR). Renamed TOUCHRST into TSCRST in Section 7.3.13: AHB peripheral reset register (RCC_APB1RSTR). Section 7.3.11: APB1 peripheral reset register (RCC_APB1RSTR). Section 7.3.11: APB1 peripheral reset register (RCC_APB1RSTR). Section 7.3.11: ANB1 peripheral clock enable register (RCC_APB1RSTR). Section 7.3.13: AHB peripheral clock enable register (RCC_APB1RSR). Renamed UARTXRST. Section 7.3.15: AHB peripheral clock enable register (RCC_APB1RSR). Renamed TOUCHSMEM into TSCSMEM in Section 7.3.17: AHB peripheral clock enable in Sleep mode register (RCC_AHBENR). Renamed TOUCHSMEM into TSCSMEM in Section 7.3.17: AHB peripheral clock enable in Sleep mode register (RCC_AHBENR).
Section 7.3.19: APB1 peripheral clock enable in Sleep mode register (RCC_APB1SMENR): Added USART4SMEN, USART5SMEN, TIM3SMEN, TIM7SMEN and I2C3SMEN. Renmaed UARTxSMEN bits into USARTxSMEN.

Table 167. Document revision history (continued)



Table 167. Document revision history (continued)

Date	Revision	Changes
		СОМР
Date 04-May-2015	Revision 2 (continued)	COMP Updated Figure 159: Comparator 1 and 2 block diagrams (STM32F303xB/C/D/E, STM32F358xC and STM32F398xE). Added COMP1LPTIMIN1 in Section 22.6.1: Comparator 1 control and status register (COMP1_CSR). Added COMP2LPTIMIN2 and COMP2LPTIMIN1, and updated COMP2INSEL definition in Section 22.6.2: Comparator 2 control and status register (COMP2_CSR). RNG: Replaced PLL48CLK by RNG_CLK. Added note 1 below Figure 322: RNG block diagram. General-purpose timers (TIM2/3) Added TIMER3. Removed 32-bit option. Updated sequence to use TI2FP2 as trigger 1 in Section 21.3.10: One-pulse mode. Added note related to slave timer clock in Section 21.3.15: Timer synchronization. Updated MMS bit description in Section 21.4.2: TIMx control register 2 (TIMx_CR2) to add note related to slave timer clock. Updated SMS bits and Table 97: TIM2/TIM3 internal trigger connection in Section 21.4.3: TIMx slave mode control register (TIMx_SMCR) and added note related to slave timer clock. Removed note related to TIMx_BDTR in OC1M and OC1PE bit description of Section 21.4.7: TIMx capture/compare mode register 1 (TIMx_CCMR1)/output compare. Updated ETR_RMP description in Section 21.4.19: TIM2 option register (TIM2_OR). General-purpose timers (TIM21/22) Updated sequence to use TI2FP2 as trigger 1 in Section 22.3.11: One-pulse mode. Removed note in IC1F bit description of Section 22.4.7: TIM21/22 capture/compare mode register 1 (TIMx_CCMR1) Basic timers Added TIMER7.
		LPTIM Updated TRIGSEL description in Section 45.7.4: LPTIM configuration register (LPTIM_CFGR). Added ext_trig5 in Table 95: LPTIM external trigger connection. WWDG
		Updated Figure 547: Watchdog block diagram and timeout formula and example in Section 49.3.5: How to program the watchdog timeout.

Table 167. Document revision history (continued)

Date	Revision	Changes
		Added tamper 3 event (category 5 devices only). Updated WUCKSEL bits in Figure 190: RTC block diagram. Section 26.4.5: Programmable alarms: Changed MSK0 to MSK1 in caution note.
		Updated NOSTRECH definition in Section 52.7.1: Control register 1 (I2C_CR1).
		USART Added USART4/5 for category 5 devices. Updated Figure 238: USART block diagram.
		Added Low-power modes sections.
		Updated Section : Single byte communication.
	2 (continued)	Updated Table 136: Error calculation for programmed baud rates at fCK = 32 MHz in both cases of oversampling by 16 or by 8.
		Updated Figure 255: IrDA SIR ENDEC- block diagram, Figure 257: Transmission using DMA and Figure 258: Reception using DMA.
		Removed UCESM bit from USARTx_CR3 as well as the capability to keep enabled USART clock during Stop mode.
		Updated REACK flag description in USARTx_ISR register.
04-May-2015		LPUART
		Updated Figure 263: LPUART block diagram.
		Added Low-power modes sections.
		Removed note in Section 30.4.1: LPUART character description.
		Updated Table 143: Error calculation for programmed baud rates at fck = 32,768 KHz
		Updated Table 148: LPUART interrupt requests.
		Changed LPUARTx_RDR and LPUARTx_TDR reset values in Table 149: LPUART register map and reset values.
		Removed UCESM bit from LPUART_CR3 as well as the capability to keep enabled LPUART clock during Stop mode.
		SPI
		Updated Table 152: Audio-frequency precision using standard 8 MHz HSE.
		DEBUG
		Updated REV_ID bitfield in Section : DBG_IDCODE. Added bits to support I2C3, TIM3 and TIM7 in Section 33.9.4: Debug MCU APB1 freeze register (DBG_APB1_FZ).
		Updated Appendix A: Code examples.



Table 167. Document revision history (continued)

Dato		67. Document revision history (continued)
Date	VEAISIOII	
Date	Revision	Changes Updated Section 2.3: Embedded SRAM. Flash program memory and data EEPROM Split NVM memory organization table for category 5 devices into 2 tables: NVM organization for UFB = 0 and Flash memory and data EEPROM remapping. Updated Table 7: Flash memory and data EEPROM remapping (192 Kbyte category 5 devices) and Table 9: Flash memory and data EEPROM remapping (128 Kbyte category 5 devices). Updated Table 10: NVM organization for UFB = 0 (64 Kbyte category 5 devices): BOOT0= 0 and UBS = 1 configuration forbidden. Replaced bus error by hard fault in the whole section. Updated Section 3.3.2: Dual-bank boot capability. Updated description of Level 1 memory read protection in Section 3.4.1: RDP (Read Out Protection). Updated reset value in Section 3.7.8: Option bytes register (FLASH_OPTR), Section 3.7.9: Write protection register 1 (FLASH_WRPROT1) and Section 3.7.10: Write protection register 2
19-Feb-2016	3	(FLASH_WRPROT1) and Section 3.7.10: Write protection register 2 (FLASH_WRPROT2). Updated BFB2 bit description in Section 3.7.8: Option bytes register (FLASH_OPTR). Power control (PWR) Updated Section 6.2.4: Internal voltage reference (VREFINT) to add exit from Standby mode on an NRST pulse. Added note related to HSI16 in Stop mode in Table 32: Summary of low-power modes. Updated condition for entering low-power mode in Section 6.3.5: Entering low-power mode, Table 33: Sleep-now, Table 34: Sleep-on-exit, Table 35: Sleep-now (Low-power sleep), Table 36: Sleep-on-exit (Low-power sleep), Table 37: Stop mode and Table 38: Standby mode. Updated DS_EE_KOFF bit definition in PWR power control register (PWR_CR).
		Reset and clock control (RCC) Updated Section 7.1.2: Power reset and Figure 16: Simplified diagram of the reset circuit. Suppressed EN_VREFINT in Section 7.2.4: HSI48 clock Updated Section 7.2.7: LSI clock and Section 7.2.13: Watchdog clock. Modified HSI16OUTEN bit definition and HSI16KERON and HSI16RDYF access type in Section 7.3.1: Clock control register (RCC_CR). Added case of RTC clocked by the LSE in Section 7.2.12: RTC and LCD clock. Updated register reset value HSIDIV6EN bit in Section 7.3.3: Clock recovery RC register (RCC_CRRCR). Updated GPIO clock enable in Sleep mode register (RCC_IOPSMENR), AHB peripheral clock enable in Sleep mode register (RCC_APB2SMENR) and APB1 peripheral clock enable in Sleep mode register values.



Table 167. Document revision history (continued)

Date	Revision	Changes
		System configuration controller (SYSCFG)
		Updated UFB bit description in SYSCFG memory remap register (SYSCFG_CFGR1).
		Updated SYSCFG peripheral mode configuration register (SYSCFG_CFGR2) reset value.
		Removed EN_VERFINT, VREFINT_COMP_RDYF, VREFINT_ADC_RDYF, SENSOR_ADC_RDYF and
		REF_HSI48_RDYF bits in Reference control and status register (SYSCFG_CFGR3).
		General-purpose I/Os (GPIOs)
		Updated OSPEEDy[1:0] definition in Section 13.4.3: GPIO port output speed register (GPIOx_OSPEEDR) (x = AK, Z).
		Nested vector interrupt controller
		Removed MemManage_Handler, BusFault_Handler,Usagefault
		_Handler and DebugMon_Handler from Table 53: List of vectors. Updated EXTI_IMR reset value.
		opulied EXTI_INITYTeset value.
	3 (continued)	Analog-to-digital converter (ADC)
		Replaced AUTDLY by WAIT in Figure 28: ADC block diagram.
19-Feb-2016		Changed tADC into tCONV. Updated Section : Analog reference for the ADC internal voltage
		regulator. Updated ADC enable sequence in Section 13.4.6: ADC on- off control (ADEN, ADDIS, ADRDY). Updated Section 13.4.14: Starting conversions (ADSTART) and ADSTART bit description in
		Section 13.15.3: ADC control register (ADC_CR).
		Updated EOSMP bit description in Section 13.15.1: ADC interrupt and status register (ADC_ISR).
		Touch sensing controller (TSC)
		Removed Section Capacitive sensing GPIOs.
		Added note in Section 26.3.4: Charge transfer acquisition sequence. Added notes in CTPL and PGPSC bit description in Section 26.6.1:
		TSC control register (TSC_CR).
		TIMER2/3
		Updated ETR_RMP bit definition in TIM2 option register (TIM2_OR).
		TIMER21/22
		Updated SMS bit definition in Section 22.4.3: TIM21/22 slave mode control register (TIMx_SMCR).
		Restricted Table 103: TIM21/22 register map and reset values to 16 bits instead of 32.



Table 167. Document revision history (continued)

R6/7 icted Table 104: TIM6/7 register map and reset values to 16 bits ad of 32.
power timer (LPTIM) ted Section 45.4.9: Operating mode. d Section Figure 542.: LPTIM output waveform, single counting configuration, Section Figure 544.: LPTIM output waveform, e counting mode configuration and Set-once mode activated E bit is set) and Section Figure 545.: LPTIM output waveform, nuous counting mode configuration. ted CNT bitfield definition in Section 45.7.8: LPTIM counter er (LPTIM_CNT). oved LPTIM1_OR and LPTIM2_OR. time clock (RTC2) ted note below Figure 190: RTC block diagram. ted step 3 in Section : Programming the wakeup timer. ted behavior of RTC under system reset in Section 26.4.9: titing the RTC. fied WUTWF description in Section 26.7.4: RTC initialization and a register (RTC_ISR). integrated circuit interface (I2C) d description of stretch mechanism that guarantees setup and imes in Section : I2C timings and SCDEL bit description in con 52.7.5: Timing register (I2C_TIMINGR). Persal synchronous asynchronous receiver transmitter RT) finced nCTS by CTS, nRTS by RTS and SCLK by CK. ted note related to RTO counter in Section : Block mode (T=1). ged tWUSTOP to tWUUSART in Section 29.5.5: Tolerance of the RT receiver to clock deviation. ted Section 29.5.10: USART LIN (local interconnection network) d Section : Determining the maximum USART baud rate allowing keup correctly from Stop mode when the USART clock source is SI clock ted Section 29.8.3: Control register 3 (USART_CR3) 'ONEBIT' description adding a note. ted RTOF bit definition in Section 29.8.8: Interrupt and status

Table 167. Document revision history (continued)

Date	Revision	Changes
19-Feb-2016	3 (continued)	Low-power UART (LPUART) Replaced nCTS by CTS, nRTS by RTS and SCLK by CK. Updated Section 30.4.4: LPUART baud rate generation. Added Section 30.4.5: Tolerance of the LPUART receiver to clock deviation and Section: Determining the maximum LPUART baud rate allowing to wakeup correctly from Stop mode when the LPUART clock source is the HSI clock. Updated Table 147: Effect of low-power modes on the LPUART. Removed TFQRX in Table 149: LPUART register map and reset values. SPI/I2S: Updated Figure 276, Figure 277, Figure 278 and Figure 279. Updated and added notes below Figure 276, Figure 277 and Figure 278. Added Section 31.3.4: Multi-master communication. Debug Updated SWDIO bidirectional management in Section 33.5.1: SWD protocol introduction. Updated Section 33.9.1: Debug support for low-power modes. Updated Section 33.9.3: Debug MCU configuration register (DBG_CR). Added Table 167: REV-ID values in Section: DBG_IDCODE. Device electronic signature Updated Section A.3.7: Program Option byte code example and Section A.3.9: Program a single word to Flash program memory code example, Section A.3.10: Program half-page to Flash program memory code example, Section A.3.10: Program half-page to Flash program memory code example, Section A.8.5: Single conversion sequence code example, Section A.8.6: Continuous conversion sequence code example - Software trigger, Section A.8.7: Single conversion sequence code example - Software trigger, Section A.8.6: Continuous conversion sequence code example - Hardware trigger, Section A.8.11: Wait mode sequence code example, Section A.8.12: Auto off and no wait mode sequence code example, Section A.8.13: Auto off and wait mode sequence code example, Section A.8.14: Analog watchdog code example and Section A.8.16: Temperature configuration code example.



Table 167. Document revision history (continued)

Date	Revision	Changes
19-Feb-2016	3 (continued)	Code examples (continued) Updated Section A.11.4: Input capture data management code example and Section A.11.10: ETR configuration to clear OCxREF code example. Updated Section A.15.1: RTC calendar configuration code example, Section A.15.5: RTC calibration code example and Section A.15.7: RTC tamper and time stamp code example. Updated Section A.17.3: USART transfer complete code example, Section A.17.6: USART LIN mode code example, Section A.17.7: USART synchronous mode code example, Section A.17.8: USART single-wire half-duplex code example, Section A.17.9: USART smartcard mode code example, Section A.17.10: USART IrDA mode code example, Section A.17.11: USART DMA code example and Section A.17.12: USART hardware flow control code example.

Table 167. Document revision history (continued)

Date	Revision	Changes
		Flash program memory and data EEPROM
		In Section 3.4.1: RDP (Read Out Protection), for protection level 2, added note related to debug feature disabled under reset.
		FIREWALL Updated LENG bitfield description in Section 5.4.6: Volatile data segment length (FW VDSL).
		,
		Power control (PWR)
		Updated voltage regulator status in Stop mode in Table 32: Summary of low-power modes.
		Updated power consumption methods in Stop mode in Section : Entering Stop mode.
		Updated PDDS bit description in Section 6.4.1: PWR power control register (PWR_CR).
		Reset and clock control (RCC)
		HSE RTC clock source frequency changed to 4 MHz.
14-Nov-2016	4	Section 7.1.2: Power reset: added internal pull-up deactivation in case of internal reset and updated Figure 16: Simplified diagram of the reset circuit.
		Updated Section 7.2.11: LSE Clock Security System to add condition on LSE oscillator minimum frequency.
		System configuration controller (SYSCFG)
		Updated Reference control and status register (SYSCFG_CFGR3): Added EN VREFINT
		Renamed ENBUF_VREFINT_COMP into ENBUF_VREFINT_COMP2 and description updated.
		Updated ENBUF_SENSOR_ADC and ENBUF_VREFINT_ADC
		DMA controller (DMA)
		Removed DMA_REQx from Figure 25: DMA request mapping.
		Analog-to-digital converter (ADC)
		Replaced ADVREFEN by ADVREGEN in Section : Analog reference for the ADC internal voltage regulator.
		Updated calibration software procedure in Section 14.4.2: Calibration (ADCAL).
		Changed EXTEN value from 00 to 01 in the note related to HW trigger selection in Section 13.4.14: Starting conversions (ADSTART).
		Comparator (COMP)
		Updated COMPx_CSR registers to add a note related to VREFINT in COMP2INNSEL bit description.



Table 167. Document revision history (continued)

Table 167. Document revision history (continued)			
Date	Revision	Changes	
		General-purpose timers (TIM2/3)	
		Replace TIM2_SMCR by TIMy_SMCR in Section: Using one timer to start another timer and Section: Starting 2 timers synchronously in response to an external trigger.	
		Updated PSC[15:0] bitfield definition in Section 21.4.11: TIMx prescaler (TIMx PSC).	
		Changed TIMx capture/compare register 1 (TIMx_CCR1), TIMx capture/compare register 2 (TIMx_CCR2), TIMx capture/compare register 3 (TIMx_CCR3) and TIMx capture/compare register 4 (TIMx_CCR4) registers to read-only when CCy channel is configured as input.	
		Replace USB_OE by USB_NOE in TIM3 option register (TIM3_OR).	
		Lite timers (TIM21/22)	
		Updated PSC[15:0] bitfield definition in Section 22.4.10: TIM21/22 prescaler (TIMx_PSC).	
		Changed TIMx_ARR reset value to 0xFFFF FFFF in Section 22.4.11.	
14-Nov-2016		Changed TIM21/22 control register 1 (TIMx_CR1) and TIM21/22	
	4 (continued)	control register 2 (TIMx_CR2) registers to read-only when CCy channel is configured as input.	
		Basic timers (TIM6/7)	
		Updated PSC[15:0] bitfield definition in Section 23.4.7: TIM6/7 prescaler (TIMx_PSC).	
		Changed TIMx_ARR reset value to 0xFFFF FFFF in Section 23.4.8.	
		Real-time clock (RTC)	
		Replaced HSE/32 by HSE prescaled in Figure 190: RTC block diagram.	
		Added Section 26.3: RTC implementation. Removed notes related to RTC_TAMP3 availability depending on categories in RTC_ISR and RTC_TAMPCR.	
		Updated Section 26.4.15: Calibration clock output.	
		Section 26.7.3: RTC control register (RTC_CR):	
		Added caution note at the end of the section.	
		Updated ADD1H and SUB1H descriptions	
		Updated caution note at the end of Section 26.7.16: RTC tamper configuration register (RTC_TAMPCR).	
		Updated RTC backup registers (RTC_BKPxR) register description.	
		Inter-integrated circuit interface (I2C)	
		Updated Section 52.4.4: I2C initialization, Section 52.4.7: I2C slave mode and Section 52.7.5: Timing register (I2C_TIMINGR). Updated:	
		Note on Section 52.4.8: I2C master mode	
		Bit 13 on Section 52.7.2: Control register 2 (I2C_CR2).	



Table 167. Document revision history (continued)

Date	Revision	Changes
14-Nov-2016	4 (continued)	Universal synchronous asynchronous receiver transmitter (USART) Updated Section 29.5.17: Wakeup from Stop mode using USART. Added bit USESM in Section 29.5.17: Wakeup from Stop mode using USART and Section 29.8.3: Control register 3 (USART_CR3). Low-power UART (LPUART) Updated Section 30.4.11: Wakeup from Stop mode using LPUART. Added bit USESM in Section 30.4.11: Wakeup from Stop mode using LPUART and Section 30.7.3: Control register 3 (LPUART_CR3). Updated RWU bit description to remove the note related to wakeup from Stop in Interrupt & status register (LPUART_ISR). Added Table 144: Error calculation for programmed baud rates at fck = 32 MHz.

Table 167. Document revision history (continued)

Date	Revision	167. Document revision history (continued) Changes
		Flash program memory and data EEPROM Updated Section 3.4: Memory protection.
		Updated level 1 description in Section 3.4.1: RDP (Read Out
		Protection).
		Improved read while write description in Section 3.6.2: Sequence of operations and Table 11: Boot pin and BFB2 bit configuration.
		Power controller
		Updated Section 6.2.3: Programmable voltage detector (PVD).
		Updated VOSF bit description in Section 6.4.2: PWR power control/status register (PWR_CSR).
		Updated Section : Exiting Standby mode.
		Reset and clock controller (RCC)
		Updated Section 7.2.6: LSE clock.
		Updated HSI16RDYF bit description in Section 7.3.1: Clock control register (RCC_CR).
		System configuration controller (SYSCFG)
		Updated EN_VREFINT bit description in Section 10.2.3: Reference control and status register (SYSCFG_CFGR3).
05-Dec-2017	5	Analog-to-digital converted (ADC)
		Renamed EOSEQ, EOSEQIE, EXTENSEL bits into EOS, EOSIE, EXTEN. Replaced t _{ADC} by t _{CONV} in the whole document.
		Changed number of internal analog inputs to 2 instead of 3 (temperature sensor and int. reference voltage).
		Added ADC_AWDx_OUT in <i>Table 56: ADC internal signals</i> .
		Updated step 2 of calibration software procedure in Section 14.3.3: Calibration (ADCAL).
		Updated Section 14.3.3: Calibration (ADCAL).
		Updated t _{CONV} unit in <i>Table 61: tSAR timings depending on resolution</i> . Added note related to the management of the internal oscillator in <i>Section 14.6.2: Auto-off mode (AUTOFF)</i> .
		Replaced ADC_HTR and ADC_LTR registers by HT[11:0] and LT[11:0] in Section 14.7: Analog window watchdog (AWDEN, AWDSGL, AWDCH, ADC_TR, AWD) and updated Figure 48: Analog watchdog guarded area.
		Comparator (COMP)
		Updated Figure 61: Comparator 1 and 2 block diagrams.
		AES hardware acceleerator (AES) General update.

Table 167. Document revision history (continued)

Date	Revision	Changes
		Window watchdog (WWDG)
		Updated Figure 191.
		Updated Section 25.3.5: Debug mode.
		Updated Table 104: WWDG register map and reset values.
		Real-time clock (RTC)
		Updated Section 26.4.2: GPIOs controlled by the RTC.
		Inter-integrated circuit interface (I2C)
		Updated OA1[7:1] and OA2[7:1] bit descriptions in Section 27.7.3: Own address 1 register (I2C_OAR1) and Section 27.7.4: Own addres 2 register (I2C_OAR2), respectively.
		Updated NACKCF bit definition in Section 27.7.8: Interrupt clear register (I2C_ICR).
		Universal synchronous asynchronous receiver transmitter (USART)
05-Dec-2017	5 (continued)	Added definition of t _{WUUSART} in Section 28.5.5: Tolerance of the USART receiver to clock deviation.
		Restored PSC bit description for Section 28.8.5: Guard time and prescaler register (USART_GTPR).
		Low-power UART (LPUART)
		Added definition of t _{WLPUART} in Section 29.4.5: Tolerance of the LPUART receiver to clock deviation.
		Added Note in Section 29.4.11: Wakeup from Stop mode using LPUART.
		Note related to 7-bit data length removed in Section 29.7.1: Control register 1 (LPUART_CR1).
		Debug
		Updated Cortex-M0+ ID code in Section 32.5.3: SW-DP state machine (reset, idle states, ID code) and Section 32.5.5: SW-DP registers.
		Updated Appendix A.3.10: Program half-page to Flash program memory code example and A.8.1: Calibration code example.



RM0376 Index

Index

Α	
ADC_CCR ADC_CFGR1 ADC_CFGR2 ADC_CHSELR ADC_DR ADC_IER ADC_IER ADC_SMPR ADC_TR AES_CR AES_DINR AES_DUTR AES_IVR AES_KEYRx	
COMP2_CSR CRC_CR CRC_DR CRC_IDR CRC_INIT CRC_POL CRS_CFGR CRS_CR CRS_ICR	
DAC_DHR12L1 DAC_DHR12L2 DAC_DHR12LD DAC_DHR12R1 DAC_DHR12R2 DAC_DHR12RD DAC_DHR8R1 DAC_DHR8R2 DAC_DHR8RD DAC_DHR8RD DAC_DOR1 DAC_DOR2	358 359 357 358 359 359 360 361



Index RM0376

DAC_SWTRIGR . DBG_APB1_FZ . DBG_APB2_FZ . DBG_CR DBG_IDCODE DBGMCU_CR DMA_CCRx DMA_CCRx DMA_CMARx DMA_CNDTRx DMA_CPARx DMA_CSELR DMA_IFCR DMA_ISR			.926 .928 .924 .917 .924 .270 .273 .272 .272 .274
E			
EXTI_EMR EXTI_FTSR EXTI_IMR EXTI_PR EXTI_RTSR EXTI_SWIER	 		.288 .287 .290 .288
F			
FLASH_ACR FLASH_CR FLASH_CR FLASH_CPTKEYF FLASH_OPTR FLASH_PDKEYR FLASH_PECR FLASH_PEKEYR FLASH_PEKEYR FLASH_PRGKEYF FLASH_WRPROT FLASH_WRPROT FMPI2C_ISR FW_CR FW_CSL FW_CSSA FW_NVDSL FW_NVDSSA FW_VDSSA FW_VDSSA FW_VDSSA			.111 .107 111-112 .115 .111 .107 .111 .111 .111,113 .117 .118 .715 .138 .135 .135 .136 .136 .137
G			
GPIOx_AFRH GPIOx_AFRL GPIOx_BRR GPIOx_BSRR GPIOx_IDR	 	 	.247 .248 .245

RM0376 Index

GPIOx_LCKR GPIOx_MODER GPIOx_ODR GPIOx_OSPEEDR GPIOx_OTYPER GPIOx_PUPDR	.243 .245 .244 .243
I	
I2C_CR1	
I2C_ICR	.715
I2C_OAR1	.712
I2C_PECR	.719
I2C_TIMINGR	.713
I2Cx_CR2	.595
IWDG_PR IWDG_RLR IWDG SR	. 597
IWDG_WINR	
L	
LPTIM_ARR	.590
LPTIM_CFGR	
LPTIM_CMP	
LPTIM_CNT	
LPTIM_CR	
LPTIM_ICR	
LPTIM_IER	
LPTIM_ISR	.583
LPUART_BRR	
LPUART_CR1	
LPUART_CR3	
LPUART_ICR	
LPUART_ISR	
LPUART_RDR	
LPUART_RQR	
LPUART_TDR	
P	
PWR CR	. 165
PWR_CSR	



Index RM0376

SPI_I2SPR880

5//

RM0376 Index

SPI_RXCRCR SPI_SR SPI_TXCRCR SYSCFG_CFGR1 SYSCFG_CFGR2 SYSCFG_CFGR3 SYSCFG_EXTICR1 SYSCFG_EXTICR2 SYSCFG_EXTICR2 SYSCFG_EXTICR3 SYSCFG_EXTICR4	875 878 252 254 255 256 257
Т	
TIM2_OR	500
TIM21_OR	
TIM22_OR	556
TIM3_OR	
TIMx_ARR	
TIMx_CCER	
TIMx_CCMR1	. 489,549
TIMX_CCMR2	492
TIMx_CCR1	
TIMx_CCR2	
TIMx_CCR3	
TIMx_CCR4	
TIMX_CR1	490,555, 569
TIMx_CR2	
TIMX_DCR	
TIMX_DIER	
TIMX_DMAR	408
TIMX_EGR	
TIMx_PSC	495 553 570
TIMx_SMCR	483.543
TIMx_SR	. 486,546, 569
TSC_CR	381
TSC_ICR	384
TSC_IER	383
TSC IOASCR	386
TSC IOCCR	387
TSC IOGCSR	387
TSC_IOGxCR	388
TSC_IOHCR	385
TSC_IOSCR	386
TSC_ISR	385
U	
USART BRR	778
USART CR1	
USART_CR2	
USART_CR3	774
USART_GTPR	778



Index RM0376

USART_ICR7	86
USART_ISR7	81
USART_RDR	87
USART_RQR	80
USART_RTOR	
USART_TDR	
USB_ADDRn_RX	
USB_ADDRn_TX9	
USB_BCDR9	
USB_BTABLE9	
USB_CNTR8	
USB_COUNTn_RX9	
USB_COUNTn_TX9	
USB_DADDR9	
USB_EPnR9	
USB_FNR9	
USB_ISTR8	
USB_LPMCSR	04
W	
WWDG_CFR6	05
WWDG_CR	
WWDG_SR6	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

