



SBVS272B - NOVEMBER 2015 - REVISED DECEMBER 2023



# **TPS3711 36-V Voltage Detector**

#### 1 Features

- Wide supply voltage range: 1.8 V to 36 V
- Adjustable threshold: down to 400 mV
- Open-drain output for undervoltage detection
- Low quiescent current: 7 µA (typical)
- High threshold accuracy:
  - 0.75% Overtemperature
  - 0.25% (typical)
- Internal hysteresis: 5.5 mV (typical)
- Temperature range: -40°C to +125°C
- Package: SOT-6

# 2 Applications

- Industrial control systems
- Embedded computing modules
- DSPs, microcontrollers, and microprocessors
- Notebook and desktop computers
- Portable and battery-powered products
- FPGA and ASIC systems

## 3 Description

400

TPS3711 wide-supply voltage comparator The operates over a 1.8-V to 36-V range. The device has a precision comparator with an internal 400 mV reference and an open-drain output rated to 25 V for undervoltage detection. Set the monitored voltage with the use of external resistors.


OUT is driven low when the voltage at the SENSE pin drops below the negative threshold, and goes high when the voltage returns above the positive threshold. The comparator in the TPS3711 includes built-in hysteresis for noise rejection, thereby ensuring stable output operation without false triggering.

The TPS3711 is available in a SOT-6 package, and is specified over the junction temperature range of -40°C to +125°C.

#### **Device Information**

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
TPS3711	SOT (6)	2.90 mm × 1.60 mm

For all available packages, see the package option addendum at the end of the datasheet.



399.9 Input Threshold (mV) 399.8 399.7 399.6 399.5 Negative-Going 399.4 399.3 399.2 VDD = 1.8 V **VDD** = 12 **V** 399.1 VDD = 36 V35 50 95 110 125

**Typical Error vs Junction Temperature** 



# **Table of Contents**

1 Features1	6.4 Device Functional Modes	11
2 Applications1	7 Application and Implementation	12
3 Description1	7.1 Application Information	12
4 Pin Configuration and Functions3	7.2 Typical Application	
5 Specifications4	7.3 Power Supply Recommendations	14
5.1 Absolute Maximum Ratings (1)4	7.4 Layout	15
5.2 ESD Ratings4	8 Device and Documentation Support	
5.3 Recommended Operating Conditions4	8.1 Documentation Support	16
5.4 Thermal Information4	8.2 Support Resources	16
5.5 Electrical Characteristics5	8.3 Trademarks	16
5.6 Timing Requirements6	8.4 Electrostatic Discharge Caution	16
5.7 Typical Characteristics7	8.5 Glossary	16
6 Detailed Description10	9 Revision History	
6.1 Overview	10 Mechanical, Packaging, and Orderable	
6.2 Functional Block Diagram10	Information	16
6.3 Feature Description11		

# **4 Pin Configuration and Functions**




Figure 4-1. DDC Package 6-Pin SOT Top View

**Table 4-1. Pin Functions** 

PIN			
NAME NO.		I/O	DESCRIPTION
GND	2, 4, 6	_	Ground. Connect all three pins to ground.
OUT	1	0	Comparator open-drain output. This pin is driven low when the voltage at this comparator is less than $V_{\rm IT-}$ . The output goes high when the sense voltage rises above $V_{\rm IT+}$ .
SENSE	3	I	Comparator input. This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage $V_{\text{IT}}$ , OUT is driven low.
VDD			Supply-voltage input. Connect a 1.8-V to 36-V supply to VDD to power the device. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.



# **5 Specifications**

# 5.1 Absolute Maximum Ratings (1)

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	$V_{DD}$	-0.3	40	
Voltage <sup>(2)</sup>	V <sub>OUT</sub>	-0.3	28	V
	V <sub>SENSE</sub>	-0.3	7	
Current	Output pin current		40	mA
Temperature	Operating junction, T <sub>J</sub>	-40	125	°C
remperature	Storage, T <sub>stg</sub>	-55	125	C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.

# 5.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	- V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply pin voltage	1.8		36	V
V <sub>SENSE</sub>	Input pin voltage	0		6.5 <sup>(1)</sup>	V
V <sub>OUT</sub>	Output pin voltage	0		25	V
V <sub>PULLUP</sub>	Pullup voltage	0		25	V
I <sub>OUT</sub>	Output pin current	0		10	mA
T <sub>J</sub>	Junction temperature	-40	25	125	°C

<sup>(1)</sup> Operating V<sub>sense</sub> at 1.7 V or higher and at 125°C continuously for 10 years or more would cause a degradation of accuracy spec to 1.5% maximum.

### 5.4 Thermal Information

		TPS3711	
	THERMAL METRIC	DDC (SOT)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	201.6	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	47.8	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	51.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	50.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## **5.5 Electrical Characteristics**

Over the operating temperature range of  $T_J$  =  $-40^{\circ}C$  to  $+125^{\circ}C$ , 1.8 V  $\leq$  V<sub>DD</sub> < 36 V, and pullup resistor RP = 100 k $\Omega$  (unless otherwise noted). Typical values are at  $T_J$  = 25°C and V<sub>DD</sub> = 12 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(POR)</sub>	Power-on reset voltage <sup>(1)</sup>	V <sub>OL</sub> ≤ 0.2 V			0.8	V
V <sub>IT-</sub>	SENSE pin negative input threshold voltage	V <sub>DD</sub> = 1.8 V to 36 V	397	400	403	mV
V <sub>IT+</sub>	SENSE pin positive input threshold voltage	V <sub>DD</sub> = 1.8 V to 36 V	400	405.5	413	mV
V <sub>HYS</sub>	SENSE pin hysteresis voltage (HYS = V <sub>IT+</sub> – V <sub>IT-</sub> )		2	5.5	12	mV
\/	Low-level output voltage	V <sub>DD</sub> = 1.8 V, I <sub>OUT</sub> = 3 mA		130	250	mV
$V_{OL}$	Low-level output voltage	V <sub>DD</sub> = 5 V, I <sub>OUT</sub> = 5 mA		150	250	IIIV
	Input ourrent (at CENCE nin)	V <sub>DD</sub> = 1.8 V and 36 V, V <sub>SENSE</sub> = 6.5 V	-25	+1	+25	n 1
I <sub>IN</sub>	Input current (at SENSE pin)	V <sub>DD</sub> = 1.8 V and 36 V, V <sub>SENSE</sub> = 0.1 V	-15	+1	+15	nA
I <sub>D(leak)</sub>	Open-drain leakage current	V <sub>DD</sub> = 1.8 V and 36 V, V <sub>OUT</sub> = 25 V		10	300	nA
I <sub>DD</sub>	Supply current	V <sub>DD</sub> = 1.8 V – 36 V		8	11	μA
UVLO	Undervoltage lockout <sup>(2)</sup>	V <sub>DD</sub> falling	1.3	1.5	1.7	V

<sup>(1)</sup> The lowest supply voltage  $(V_{DD})$  at which output is active;  $t_{r(VDD)} > 15 \mu s/V$ . If less than  $V_{(POR)}$ , the output is undetermined. (2) When  $V_{DD}$  falls below UVLO, OUT is driven low. The output cannot be determined if less than  $V_{(POR)}$ .



# **5.6 Timing Requirements**

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t <sub>pd(HL)</sub>	High-to-low propagation delay <sup>(1)</sup>	$V_{DD}$ = 24 V, ±10-mV input overdrive, R <sub>L</sub> = 100 kΩ, V <sub>OH</sub> = 0.9 × V <sub>DD</sub> , V <sub>OL</sub> = 250 mV		9.9		μs
t <sub>pd(LH)</sub>	Low-to-high propagation delay <sup>(1)</sup>	$V_{DD}$ = 24 V, ±10-mV input overdrive, R <sub>L</sub> = 100 kΩ, V <sub>OH</sub> = 0.9 × V <sub>DD</sub> , V <sub>OL</sub> = 250 mV		28.1		μs
t <sub>d(start)</sub> (2)	Startup delay	V <sub>DD</sub> = 5 V		155		μs
t <sub>r</sub>	Output rise time	$V_{DD}$ = 12 V, 10-mV input overdrive, R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 10 pF, V <sub>O</sub> = (0.1 to 0.9) × V <sub>DD</sub>		2.7		μs
t <sub>f</sub>	Output fall time	$V_{DD}$ = 12 V, 10-mV input overdrive, R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 10 pF, V <sub>O</sub> = (0.9 to 0.1) × V <sub>DD</sub>		0.12		μs

- High-to-low and low-to-high refers to the transition at the input pin (SENSE). During power on,  $V_{DD}$  must exceed 1.8 V for at least 150  $\mu$ s (typ) before the output state reflects the input condition.




Figure 5-1. Timing Diagram

# **5.7 Typical Characteristics**

at  $T_J = 25$ °C and  $V_{DD} = 12 \text{ V}$  (unless otherwise noted)





Figure 5-2. Supply Current vs Supply Voltage



 $V_{DD}$  = 24 V, minimum pulse duration required to trigger output high-to-low transition, SENSE = negative spike below  $V_{IT-}$ 






Figure 5-4. SENSE Positive Input Threshold Voltage (V<sub>IT+</sub>) vs Temperature





Figure 5-5. SENSE Negative Input Threshold Voltage (V<sub>IT</sub>) vs Temperature

Copyright © 2023 Texas Instruments Incorporated


Submit Document Feedback





Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

# **6 Detailed Description**

## 6.1 Overview


The TPS3711 combines a comparator and a precision reference for undervoltage detection. The TPS3711 features a wide supply voltage range (1.8 V to 36 V) and a high-accuracy threshold voltage of 400 mV (0.75% overtemperature) with built-in hysteresis. The output is rated to 25 V and can sink up to 10 mA.

Set the input pin (SENSE) to monitor any voltage above 0.4 V by using an external resistor divider network. SENSE has very low input leakage current, allowing the use of a large resistor divider without sacrificing system accuracy. The relationship between the input and the output is shown in Table 6-1. Broad voltage thresholds are supported that enable the device to be used in a wide array of applications.

Table 6-1. Truth Table

CONDITION	OUTPUT	STATUS
SENSE > V <sub>IT+</sub>	OUT high	Output high impedance
SENSE < V <sub>IT</sub>	OUT low	Output asserted

# 6.2 Functional Block Diagram



### **6.3 Feature Description**

### 6.3.1 Input Pin (SENSE)

The TPS3711 combines a comparator with a precision reference voltage. The comparator has one external input and one internal input connected to the internal reference. The falling threshold on SENSE is designed and trimmed to be equal to the reference voltage (400 mV). This configuration optimizes the device accuracy. The comparator also has built-in hysteresis that proves immunity to noise and ensures stable operation.

The comparator input swings from ground to 6.5 V (7.0 V absolute maximum), regardless of the device supply voltage used. Although not required in most cases, it is good analog design practice to place a 1-nF to 10-nF bypass capacitor at the comparator input for noisy applications in order to reduce sensitivity to transient voltage changes on the monitored signal.

For the comparator, the output (OUT) is driven to logic low when the input SENSE voltage drops below  $V_{IT-}$ . When the voltage exceeds  $V_{IT+}$ , OUT goes to a high-impedance state; see Figure 5-1.

### 6.3.2 Output Pin (OUT)

In a typical TPS3711 application, the output is connected to a reset or enable input of the processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the output is connected to the enable input of a voltage regulator [such as a dc-dc converter or low-dropout regulator (LDO)].

The TPS3711 provides an open-drain output (OUT); use a pullup resistor to hold the line high when the output goes to a high-impedance state. Connect this pullup resistor to a voltage rail that meets the logic requirements of the downstream device. The TPS3711 output can be pulled up to 25 V, independent of the device supply voltage. To make sure the proper voltage level, give some consideration when choosing the pullup resistor value. The pullup resistor value is determined by  $V_{OL}$ , output capacitive loading, and the open-drain leakage current ( $I_{D(leak)}$ ). These values are specified in the Section 5.5 table.

Table 6-1 and the Section 6.3.1 section describe how the output is asserted or high impedance. See Figure 5-1 for a timing diagram that describes the relationship between threshold voltage and the respective output.

### **6.4 Device Functional Modes**

#### 6.4.1 Normal Operation (V<sub>DD</sub> > UVLO)

When the voltage on VDD is greater than 1.8 V for at least 155  $\mu$ s, the OUT signal corresponds to the voltage on SENSE, as listed in Table 6-1.

### 6.4.2 Undervoltage Lockout (V<sub>(POR)</sub> < V<sub>DD</sub> < UVLO)

When the voltage on VDD is less than the device UVLO voltage, and greater than the power-on reset voltage,  $V_{(POR)}$ , the OUT signal is asserted regardless of the voltage on SENSE.

# 6.4.3 Power On Reset (V<sub>DD</sub> < V<sub>(POR)</sub>)

Copyright © 2023 Texas Instruments Incorporated

When the voltage on VDD is lower than the required voltage to internally pull the asserted output to GND  $(V_{(POR)})$ , OUT is in a high-impedance state.



# 7 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The TPS3711 is used as a precision voltage supervisor in several different configurations. The monitored voltage  $(V_{MON})$ , VDD voltage, and output pullup voltage can be independent voltages or connected in any configuration. The following sections show the connection configurations and the voltage limitations for each configuration.

### 7.1.1 Input and Output Configurations

Figure 7-1 to Figure 7-2 show examples of the various input and output configurations.





Figure 7-1. Monitoring the Same Voltage as V<sub>DD</sub>



NOTE: The input can monitor a voltage higher than V<sub>DD</sub> (max) with the use of an external resistor divider network.

Figure 7-2. Monitoring a Voltage Other than  $V_{\text{DD}}$ 

## 7.1.2 Immunity to Input Pin Voltage Transients

The TPS3711 is immune to short voltage transient spikes on the input pin. Sensitivity to transients depends on both transient duration and amplitude; see Figure 5-3, *Minimum Pulse Duration vs Threshold Overdrive Voltage*.

### 7.2 Typical Application




Figure 7-3. 24-V, 10% Comparator

## 7.2.1 Design Requirements

Table 7-1. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored voltage	24-V nominal, falling (V <sub>MON(UV)</sub> ) threshold 10% nominal (21.6 V)	V <sub>MON(UV)</sub> = 21.8 V ±2.7%
Output logic voltage	3.3-V CMOS	3.3-V CMOS
Maximum current consumption	30 μΑ	24 μΑ

#### 7.2.2 Detailed Design Procedure

### 7.2.2.1 Resistor Divider Selection

The resistor divider values and target threshold voltage can be calculated by using Equation 1 to determine  $V_{MON(UV)}$ .

$$V_{MON(UV)} = \left(1 + \frac{R1}{R2}\right) \times V_{IT}$$
 (1)

#### where

- R1 and R2 are the resistor values for the resistor divider on the SENSE pin
- V<sub>MON(UV)</sub> is the target voltage at which an undervoltage condition is detected

Choose an  $R_{TOTAL}$  (= R1 + R2) so that the current through the divider is approximately 100 times higher than the input current at the SENSE pin. Use resistors with high values to minimize current consumption (as a result of low input bias current) without adding significant error to the resistive divider. For details on sizing input resistors, refer to application report SLVA450, *Optimizing Resistor Dividers at a Comparator Input*, available for download from www.ti.com.

Copyright © 2023 Texas Instruments Incorporated

### 7.2.2.2 Pullup Resistor Selection

To make sure the proper logic-high voltage level ( $V_{HI}$ ), select a pullup resistor value where the pullup voltage divided by the pullup resistor value does not exceed the sink-current capability of the device. Confirm this voltage level by verifying that the pullup voltage minus the open-drain leakage current ( $I_{D(leak)}$ ) multiplied by the resistor is greater than the desired  $V_{HI}$ . These values are specified in the Section 5.5.

Use Equation 2 to calculate the value of the pullup resistor.

$$\frac{V_{HI} - V_{pullup}}{I_{D(leak)}} \le RP \le \frac{V_{pullup}}{I_{OUT}}$$
(2)

# 7.2.2.3 Input Supply Capacitor

Although an input capacitor is not required for stability, for good analog design practice, connect a  $0.1-\mu F$  low equivalent series resistance (ESR) capacitor across the VDD and GND pins. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source.

### 7.2.3 Application Curves




Figure 7-4. 24-V Window Monitor Output Response

#### 7.3 Power Supply Recommendations

The TPS3711 has a 40-V absolute maximum rating on the VDD pin, with a recommended maximum operating condition of 36 V. If the voltage supply that provides power to VDD is susceptible to any large voltage transient that may exceed 40 V, or if the supply exhibits high voltage slew rates greater than 1 V/ $\mu$ s, then place an RC filter between the supply and VDD to filter any high-frequency transient surges on the VDD pin. In these cases, a 100- $\Omega$  resistor and 0.01- $\mu$ F capacitor are required, as shown in Figure 7-5.

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *TPS3711* 




Figure 7-5. Using an RC Filter to Remove High-Frequency Disturbances on VDD

# 7.4 Layout

## 7.4.1 Layout Guidelines

- Place R<sub>1</sub> and R<sub>2</sub> close to the device to minimize noise coupling into the SENSE node.
- Place the VDD decoupling capacitor close to the device.
- Avoid using long traces for the VDD supply node. The VDD capacitor (C<sub>VDD</sub>), along with parasitic inductance
  from the supply to the capacitor, might form an LC tank and create ringing with peak voltages above the
  maximum VDD voltage. If long traces are unavoidable, see Figure 7-5 for an example of filtering VDD.

### 7.4.2 Layout Example




Figure 7-6. Recommended Layout



# 8 Device and Documentation Support

### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation, see the following application report, available through the TI website at www.ti.com:

Optimizing Resistor Dividers at a Comparator Input, SLVA450

### **8.2 Support Resources**

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

Changes from Revision A (November 2015) to Revision B (December 2023)  Updated the numbering format for tables, figures, and cross-references throughout the document  Updated storage temperature range			
Changes from Revision * (November 2015) to Revision A ()	Page		
Changed input pin voltage maximum value from 1.7 V to 6.5 V	4		
Added tablenote	4		

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS3711DDCR	Active	Production	SOT-23- THIN (DDC)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11BO
TPS3711DDCR.A	Active	Production	SOT-23- THIN (DDC)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11BO
TPS3711DDCT	Active	Production	SOT-23- THIN (DDC)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11BO
TPS3711DDCT.A	Active	Production	SOT-23- THIN (DDC)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11BO
TPS3711DDCTG4	Active	Production	SOT-23- THIN (DDC)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11BO
TPS3711DDCTG4.A	Active	Production	SOT-23- THIN (DDC)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11BO

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3711DDCR	SOT-23- THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3711DDCT	SOT-23- THIN	DDC	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3711DDCTG4	SOT-23- THIN	DDC	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 18-Jun-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3711DDCR	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0
TPS3711DDCT	SOT-23-THIN	DDC	6	250	213.0	191.0	35.0
TPS3711DDCTG4	SOT-23-THIN	DDC	6	250	213.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  7. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated