


## **Department of Engineering Science**Faculty of Applied Science

Course Code:
Course Title:
Semester Code:
Instructor:
Asst/Lab No.:
Asst/Lab Title:
Submission Date:
Student Name:
SFU ID:
Signature*:

<sup>\*</sup>By signing above, I certify that the contribution made to this lab/assignment is solely mine and confirm that all work completed is my own. Any suspicion of plagiarism and/or copying will result in an investigation in the ENSC department. A mark of zero or F may be assigned, and depending on the level of severity, an FD grade on my transcript and/or expulsion from the school, according SFU's Code of Academic Integrity found online at <a href="http://www.sfu.ca/policies/gazette/student/s10-01.html">http://www.sfu.ca/policies/gazette/student/s10-01.html</a>



A single register doesn't have that many input combinations, so the complete test can be fit into a single screenshot. The initial reset initializes everything to 0, then on every rising edge of the clock, Q is incremented by one until it reaches 9, at which point it overflows to 0. This process is repeated to ensure no weirdness occurs. At that point, the value 0101 is loaded into the register to test load functionality, then more incremental testing until the final segment, testing the reset once again.


```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY reg 4066 IS
    GENERIC (
        data width : INTEGER := 4;
        N : INTEGER := 9);
    PORT (
        clk, reset, inc, ld : IN STD LOGIC;
        D : IN UNSIGNED (data width - 1 DOWNTO 0);
        Q : OUT UNSIGNED (data width - 1 DOWNTO 0));
END reg 4066;
ARCHITECTURE behaviour OF reg 4066 IS
    --signals
    SIGNAL Qsig : unsigned(data width - 1 DOWNTO 0);
    SIGNAL muxOut0 : unsigned(data width - 1 DOWNTO 0);
    SIGNAL muxOut1 : unsigned(data width - 1 DOWNTO 0);
    SIGNAL muxOut2 : unsigned(data width - 1 DOWNTO 0);
BEGIN
    --first muxer
    muxOut0 <= (Qsig + to unsigned(1, data width)) WHEN (inc = '1') ELSE
        Qsig;
    --second muxer, equality checker, and and gate
    muxOut1 <= to unsigned(0, data width) WHEN (to unsigned(N, data width) = Qsig AND inc = '1')
ELSE
        muxOut0;
    --third muxer
    muxOut2 <= (D) WHEN (ld = '1') ELSE
       muxOut1;
    --flipflops
    PROCESS (reset, clk) IS
    BEGIN
        IF (reset = '1') THEN
            Qsig <= to unsigned(0, data width);
        ELSIF (rising edge(clk)) THEN
            Qsiq <= muxOut2;
        ELSE
            Qsig <= Qsig;
        END IF;
    END PROCESS;
    Q <= Qsig;
END behaviour;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
                                                          Testbench for reg 4066
--testbenches have empty entity sections
ENTITY tb reg 4066 IS
                                                   Whitespace between lines removed to fit on one page
END tb reg 4066;
ARCHITECTURE test OF tb reg 4066 IS
    COMPONENT reg 4066 IS
        GENERIC (
            data width : INTEGER := 4;
            N : INTEGER := 9);
        PORT (
            clk, reset, inc, ld : IN STD_LOGIC;
            D: IN UNSIGNED (data width - 1 DOWNTO 0);
            Q : OUT UNSIGNED (data width - 1 DOWNTO 0));
    END COMPONENT;
    --signals and constants
    CONSTANT data width : INTEGER := 4;
    CONSTANT N : INTEGER := 9;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigQ, sigD : unsigned(data width - 1 DOWNTO 0);
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset, siginc, sigld : STD LOGIC;
BEGIN
    DUT: reg 4066 GENERIC MAP (4, 9)
    PORT MAP (sigclk, sigreset, siginc, sigld, sigD, sigQ);
    --to cycle clk for the duration of the test
    sigclk <= NOT sigclk AFTER HALF PERIOD;
    PROCESS IS
    BEGIN
        --reset
        sigreset <= '1';</pre>
        siginc <= '0';
        sigld <= '0';
        sigD <= to unsigned(0, data width);</pre>
        WAIT FOR HALF PERIOD;
        sigreset <= '0';</pre>
        --test incrementing all the way up and overflowing, twice
        siginc <= '1';
        WAIT FOR 20 * PERIOD;
        siginc <= '0';
        WAIT FOR PERIOD;
        --test loading
        sigld <= '1';
        sigD <= to unsigned(5, data width);</pre>
        WAIT FOR 2 * PERIOD;
        sigld <= '0';
        WAIT FOR PERIOD;
        --test incrementing all the way from a loaded starting place
        siginc <= '1';
        WAIT FOR 10 * PERIOD;
        siginc <= '0';
        WAIT FOR PERIOD;
        --test resetting again, with set values
        sigreset <= '1';
        WAIT FOR PERIOD;
        WAIT;
    END PROCESS;
```

**END** test;

## Waveforms for the increment control unit

These waveforms were too long to fit into a single screenshot, but these two screenshots overlap in the middle to cover the testbench. It increments to 9, then overflow twice, throwing flag = 1 each time it is at 9 with intention to increment.





Next, we decrement down from zero, underflowing to 9, and throwing flag\_back whenever we are at 0 with desire to rollback. The value of 0 is held briefly, a superfluous reset is called, then single decrements and increments are tested, with desired results and flags.


```
LIBRARY ieee;
                                                           VHDL code for the increment control unit
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY increment control unit IS
    GENERIC ( N : INTEGER := 9; data_width : INTEGER := 4);
    PORT ( clk, reset : IN STD LOGIC;
        incr, rollback : IN STD LOGIC; --generates next number, rollback decrements
        flag, flag back : OUT STD LOGIC;
        q : OUT UNSIGNED(data_width - 1 DOWNTO 0)); --output value
END increment control unit;
ARCHITECTURE structure OF increment control unit IS
    COMPONENT reg 4066 IS
        GENERIC ( data_width : INTEGER := 4; N : INTEGER := 9);
        PORT ( clk, reset, inc, ld : IN STD LOGIC;
            D: IN UNSIGNED (data width - 1 DOWNTO 0);
            Q : OUT UNSIGNED (data width - 1 DOWNTO 0));
    END COMPONENT;
    SIGNAL regQsig : unsigned(data width - 1 DOWNTO 0);
    SIGNAL regDsig : unsigned(data width - 1 DOWNTO 0);
    SIGNAL ldSig : STD LOGIC;
    SIGNAL sigD1 : STD LOGIC;
    SIGNAL sigD2 : STD LOGIC;
    SIGNAL sigFlag : STD LOGIC;
    SIGNAL sigFlagBack : STD LOGIC;
BEGIN
    regObj : reg 4066 GENERIC MAP (data width, N)
    PORT MAP(clk => clk, reset => reset, inc => incr, ld => ldSig, D => regDsig, Q => regQsig);
    --IFL
    ldSig <= (rollback AND (NOT incr));</pre>
    sigD1 <= '1' when ((rollback = '1') AND (incr = '0') and (regQsig = to unsigned(0, data width)))
else '0';
    sigD2 <= '1' when ((rollback = '0') AND (incr = '1') AND (N = (regQsig))) else '0';
    PROCESS (rollback, incr, regQsiq) IS --only needs clk because nothing that it points to is async
    BEGIN
        IF ((rollback = '1') AND (incr = '0')) THEN
            IF (regQsig = to unsigned(0, data width)) THEN
                regDsig <= to unsigned(N, data width);</pre>
                regDsig <= (regQsig - 1);</pre>
            END IF;
        ELSE
            regDsig <= to unsigned(0, data width);</pre>
        END IF;
    END PROCESS;
    q <= regQsig;
    flag back <= sigD1;</pre>
```

flag <= sigD2;</pre>


**END** structure;

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
                                              Testbench code for the increment control unit
USE IEEE.numeric std.ALL;
--testbenches have empty entity sections
                                                  Whitespace between lines removed to fit on one page
ENTITY tb increment control unit IS
END tb increment control unit;
ARCHITECTURE test OF tb increment control unit IS
    COMPONENT increment control unit IS
        GENERIC ( N : INTEGER := 9; data width : INTEGER := 4);
        PORT ( clk, reset : IN STD LOGIC;
            incr, rollback : IN STD LOGIC; --generates next number, rollback decrements
            flag, flag back : OUT STD LOGIC;
            q : OUT UNSIGNED (data width - 1 DOWNTO 0)); -- output value
    END COMPONENT;
    --signals and constants
    CONSTANT data width : INTEGER := 4;
    CONSTANT N : INTEGER := 9;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigQ : unsigned(data width - 1 DOWNTO 0);
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset, sigincr, sigrollback, sigflag, sigflagback : STD LOGIC;
BEGIN
    DUT: increment control unit GENERIC MAP (9, 4)
    PORT MAP(sigclk, sigreset, sigincr, sigrollback, sigflag, sigflagback, sigQ);
    --to cycle clk for the duration of the test
    sigclk <= NOT sigclk AFTER HALF PERIOD;
    PROCESS IS
    BEGIN
        --reset
        sigreset <= '1';
        sigincr <= '0';
        sigrollback <= '0';
        WAIT FOR HALF PERIOD;
        sigreset <= '0';</pre>
        --test incrementing all the way up and overflowing, twice
        sigincr <= '1';</pre>
        WAIT FOR 20 * PERIOD;
        sigincr <= '0';
        WAIT FOR PERIOD;
        --test decrementing all the way down and overflowing, twice
        sigrollback <= '1';</pre>
        WAIT FOR 20 * PERIOD;
        sigrollback <= '0';
        WAIT FOR PERIOD;
        --test resetting again
        sigreset <= '1';
        WAIT FOR PERIOD;
        sigreset <= '0';
        WAIT FOR 2*PERIOD;
        --test decrementing once and waiting
        sigrollback <= '1';</pre>
        WAIT FOR PERIOD;
        sigrollback <= '0';
        WAIT FOR 2 * PERIOD;
        --test incrementing once and waiting
        sigincr <= '1';
        WAIT FOR PERIOD;
        sigincr <= '0';
        WAIT FOR 2 * PERIOD;
        WAIT;
    END PROCESS;
END test;
```


Now that we have implemented three different registers in our circuit, the state diagram gets very complex, and showing the entire testbench on screen at once becomes unfeasible. As such, individual sections have been selected.




This first section demonstrates incrementing the ones place, as well as examples of flags being thrown and caught in order to increment the tens and hundreds place when lower places overflow.



A demonstration of overflowing the hundreds place, and thus progressing smoothly from 999 to 000. It also then holds the value of 000 for a moment, and then begins incrementing back up again to prepare for decrementing tests.



Decrementing from 111, which allows me to demonstrate underflowing the hundreds place, the tens place, and the ones place in one tidy screenshot. Flags are thrown and caught accordingly.



Testing rollback when already at 0, and a single increment, both of which produce intended results.

## Written Report on Counter Chain

Objects are named from LSB to MSB, so ICU0 refers to the one's place and ICU2 refers to the tens place. IncrSig0 refers to the signal being input to the incr port on ICU0, and so on.


The one's digit should be incremented whenever take\_number is true, of course, but it also has to increment when the hundreds place overflows, as that allows it to reset to 000 from 999. The tens digit is easier; increment whenever the ones digit overflows. The hundreds digit is just as simple.

Rollback functionality would be pretty straightforward, except for the detail that decrementing a counter that holds 000 must not rollback to 999, but instead remain at 000. If I were to design this system myself, I would have left the default behaviour in, allowing one to increment by a certain number, decrement by that same number, and remain at the original number. For instance, if the server incremented one too many times at 999, realized they made a mistake, and wanted to revert back to the previous position, they are unable to. However, mine is not to question the design parameters, so I implemented it to spec. The only way I could come up with to solve this was by checking the result for 000, which seems suboptimal; I'm sure there is a better way to do this.

That being said, the ones place decrements when rollback is true and the result isn't 000, the tens place decrements when the result isn't 000 and the ones place throws flag\_back, meaning it underflowed to 9, and the hundreds place decrements when the tens place underflows, as long as the total result isn't 000.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
                                                          VHDL code for the counter chain
--testbenches have empty entity sections
ENTITY tb counter chain IS
                                                   Whitespace between lines removed to fit on one page
END tb counter chain;
ARCHITECTURE test OF tb counter chain IS
COMPONENT counter chain IS
GENERIC (
    radix : INTEGER := 9;
    data width : INTEGER := 4);
PORT (
    clk, reset, take number : IN STD LOGIC;
    rollback : IN STD LOGIC;
    number : OUT UNSIGNED((3 * data width) - 1 DOWNTO 0));
END COMPONENT;
    --signals and constants
    CONSTANT data width : INTEGER := 4;
    CONSTANT radix : INTEGER := 9;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigNumber : UNSIGNED((3 * data width) - 1 DOWNTO 0);
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset, sigtake, sigrollback : STD LOGIC;
BEGIN
    DUT : counter chain GENERIC MAP (9, 4)
    PORT MAP(sigclk, sigreset, sigtake, sigrollback, signumber);
    --to cycle clk for the duration of the test
    sigclk <= NOT sigclk AFTER HALF PERIOD;</pre>
    PROCESS IS
    BEGIN
        --reset
        sigreset <= '1';
        sigtake <= '0';
        sigrollback <= '0';
        WAIT FOR HALF PERIOD;
        sigreset <= '0';
        --test incrementing all the way up and all possible overflowing
        sigtake <= '1';</pre>
        WAIT FOR 1000 * PERIOD;
        sigtake <= '0';
        WAIT FOR PERIOD;
        --test incrementing up to a number > 100 to prepare for decrementation
        sigtake <= '1';</pre>
        WAIT FOR 111 * PERIOD;
        sigtake <= '0';
        WAIT FOR 10*PERIOD;
        --test decrementing all the way down
        sigrollback <= '1';</pre>
        WAIT FOR 111 * PERIOD;
        sigrollback <= '0';</pre>
        WAIT FOR PERIOD;
        --test decrementing while at zero to ensure no overflow
        sigrollback <= '1';</pre>
        WAIT FOR 2 * PERIOD;
        sigrollback <= '0';</pre>
        WAIT FOR PERIOD;
        --test incrementing once at zero
        sigtake <= '1';
        WAIT FOR PERIOD;
        sigtake <= '0';
        WAIT FOR PERIOD;
        WAIT;
    END PROCESS;
END test;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
                                                      Testbench code for the counter chain
ENTITY counter chain IS
    GENERIC ( radix : INTEGER := 9;
                                                  Whitespace between lines removed to fit on one page
        data width : INTEGER := 4);
    PORT ( clk, reset, take number : IN STD LOGIC;
        rollback : IN STD LOGIC;
        number : OUT UNSIGNED((3 * data width) - 1 DOWNTO 0));
END counter chain;
ARCHITECTURE structure OF counter chain IS
    --components
    COMPONENT increment control unit IS
        GENERIC (N : INTEGER := 9; data width : INTEGER := 4);
        PORT ( clk, reset : IN STD LOGIC;
            incr, rollback : IN STD LOGIC; --generates next number, rollback decrements
            flag, flag back : OUT STD LOGIC;
            q : OUT UNSIGNED (data_width - 1 DOWNTO 0)); --output value
    END COMPONENT;
    --signals
    SIGNAL incrSig0 : STD LOGIC;
    SIGNAL incrSig1 : STD LOGIC;
    SIGNAL incrSig2 : STD LOGIC;
    SIGNAL rollbackSig0 : STD LOGIC;
    SIGNAL rollbackSig1 : STD LOGIC;
    SIGNAL rollbackSig2 : STD LOGIC;
    SIGNAL flagSig0 : STD LOGIC;
    SIGNAL flagSig1 : STD LOGIC;
    SIGNAL flagSig2 : STD LOGIC;
    SIGNAL flagBackSig0 : STD LOGIC;
    SIGNAL flagBackSig1 : STD LOGIC;
    SIGNAL flagBackSig2 : STD LOGIC;
    SIGNAL digit0 : unsigned(data width - 1 DOWNTO 0);
    SIGNAL digit1 : unsigned(data_width - 1 DOWNTO 0);
    SIGNAL digit2 : unsigned(data width - 1 DOWNTO 0);
    SIGNAL numberSig : UNSIGNED((3 * data width) - 1 DOWNTO 0);
BEGIN
    numberSig <= (digit2 & digit1 & digit0); --concatenate, hundreds then tens then ones
    number <= numberSig;</pre>
    --instantiate components
    ICU0 : increment control unit GENERIC MAP (radix, data width)
    PORT MAP( clk => clk, reset => reset, incr => incrSig0, rollback => rollbackSig0,
        flag => flagSig0, flag back => flagBackSig0, g => digit0);
    ICU1 : increment control unit GENERIC MAP (radix, data width)
    PORT MAP( clk => clk, reset => reset, incr => incrSig1, rollback => rollbackSig1,
        flag => flagSig1, flag back => flagBackSig1, q => digit1);
    ICU2 : increment_control_unit GENERIC MAP(radix, data width)
    PORT MAP( clk => clk, reset => reset, incr => incrSig2, rollback => rollbackSig2,
        flag => flagSig2, flag back => flagBackSig2, q => digit2);
    incrSig0 <= (take number or flagSig2);</pre>
    incrSig1 <= flagSig0;</pre>
    incrSig2 <= flagSig1;</pre>
    rollBackSig0 <= '1' when ((rollback = '1') and (numberSig /= 0)) else '0';
    rollBackSig1 <= '1' when ((flagBackSig0 = '1') and (numberSig /= 0)) else '0';
    rollBackSig2 <= '1' when ((flagBackSig1 = '1') and (numberSig /= 0)) else '0';
END structure;
```




Minimal testing shown here, as the main logic has already been demonstrated in counter chain. The only difference here is mapping the number into seven segment displays, which has been accomplished here, as shown by the rollover from 999 to 000. Integer values are displayed correctly.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY serving_system IS
    GENERIC (
       radix : INTEGER := 9;
        data width : INTEGER := 4);
    PORT (
        clk, reset, take_number : IN STD_LOGIC;
        rollback : IN STD LOGIC;
        bcd0, bcd1, bcd2 : OUT STD LOGIC VECTOR(6 DOWNTO 0));
END serving system;
ARCHITECTURE structure OF serving system IS
    --components
    COMPONENT SevenSeg IS
        PORT (
            D : IN STD LOGIC VECTOR (3 DOWNTO 0);
            Y : OUT STD LOGIC VECTOR (6 DOWNTO 0));
    END COMPONENT;
    COMPONENT counter chain IS
        GENERIC (
           radix : INTEGER := 9;
            data width : INTEGER := 4);
            clk, reset, take number : IN STD LOGIC;
            rollback : IN STD LOGIC;
            number : OUT UNSIGNED((3 * data width) - 1 DOWNTO 0));
    END COMPONENT;
    --signals
    SIGNAL dSig : UNSIGNED((3 * data_width) - 1 DOWNTO 0);
    SIGNAL vectorDSig : STD LOGIC VECTOR ((3 * data width) - 1 DOWNTO 0);
BEGIN
    vectorDSig <= STD LOGIC VECTOR(dSig);</pre>
    counter : counter chain GENERIC MAP (radix, data width)
    PORT MAP (clk, reset, take number, rollback, dSig);
    seg0 : SevenSeg PORT MAP(vectorDSig((data width - 1) DOWNTO 0), bcd0);
    seg1 : SevenSeg PORT MAP(vectorDSig((2 * data width - 1) DOWNTO data width), bcd1);
    seg2 : SevenSeg PORT MAP(vectorDSig((3 * data width - 1) DOWNTO 2 * data width), bcd2);
END structure;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
--testbenches have empty entity sections
                                                         Testbench code for the serving system
ENTITY tb serving system IS
                                                  Whitespace between lines removed to fit on one page
END tb serving system;
ARCHITECTURE test OF tb serving_system IS
component serving system IS
    GENERIC (radix : INTEGER := 9; data width : INTEGER := 4);
    PORT (clk, reset, take number : IN STD LOGIC;
        rollback : IN STD LOGIC;
        bcd0, bcd1, bcd2 : OUT STD LOGIC VECTOR(6 DOWNTO 0));
END component;
COMPONENT hex display IS
PORT (bcd in : IN STD LOGIC VECTOR(6 DOWNTO 0);
    number : OUT STD.STANDARD.INTEGER);
END COMPONENT;
    --signals and constants
    CONSTANT data width : INTEGER := 4;
    CONSTANT radix : INTEGER := 9;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset, sigtake, sigrollback : STD_LOGIC;
    signal sigBCD0, sigBCD1, sigBCD2 : std logic vector (6 downto 0);
    SIGNAL sevenSegOut0 : INTEGER := 0;
    SIGNAL sevenSegOut1 : INTEGER := 0;
    SIGNAL sevenSegOut2 : INTEGER := 0;
BEGIN
    DUT : serving system GENERIC MAP (9, 4)
    PORT MAP (sigclk, sigreset, sigtake, sigrollback, sigBCD0, sigBCD1, sigBCD2);
    hex0 : hex display PORT MAP (sigBCD0, sevenSegOut0);
    hex1 : hex display PORT MAP (sigBCD1, sevenSegOut1);
    hex2 : hex_display PORT MAP (sigBCD2, sevenSegOut2);
    sigclk <= NOT sigclk AFTER HALF PERIOD;
    PROCESS IS
    BEGIN
        sigreset <= '1';
        sigtake <= '0';
        sigrollback <= '0';
        WAIT FOR HALF PERIOD;
        sigreset <= '0';
        sigtake <= '1';
        WAIT FOR 1000 * PERIOD;
        sigtake <= '0';
        WAIT FOR PERIOD;
        sigtake <= '1';</pre>
        WAIT FOR 111 * PERIOD;
        sigtake <= '0';</pre>
        WAIT FOR 10*PERIOD;
        sigrollback <= '1';
        WAIT FOR 111 * PERIOD;
        sigrollback <= '0';</pre>
        WAIT FOR PERIOD;
        sigrollback <= '1';
        WAIT FOR 2 * PERIOD;
        sigrollback <= '0';</pre>
        WAIT FOR PERIOD;
        sigtake <= '1';
        WAIT FOR PERIOD;
        sigtake <= '0';
        WAIT FOR PERIOD;
        WAIT;
    END PROCESS;
END test;
```

## Bonus octal waveforms



Screenshot showing octal overflow from 777 to 000, along with other examples of incrementing in many aspects



Decrementing! All working as expected, even when underflowing. Not much to highlight here.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY serving system IS
    GENERIC (
       radix : INTEGER := 9;
       data width : INTEGER := 4);
    PORT (
        clk, reset, take number : IN STD LOGIC;
        rollback : IN STD LOGIC;
        bcd0, bcd1, bcd2 : OUT STD LOGIC VECTOR(6 DOWNTO 0));
END serving system;
ARCHITECTURE structure OF serving system IS
    --components
    COMPONENT SevenSeg IS
        PORT (
            D : IN STD LOGIC VECTOR (3 DOWNTO 0);
            Y : OUT STD LOGIC VECTOR (6 DOWNTO 0));
    END COMPONENT;
    COMPONENT counter chain IS
        GENERIC (
            radix : INTEGER := 9;
            data width : INTEGER := 4);
        PORT (
            clk, reset, take number : IN STD LOGIC;
            rollback : IN STD LOGIC;
            number : OUT UNSIGNED((3 * data width) - 1 DOWNTO 0));
    END COMPONENT;
    --signals
    SIGNAL dSig : UNSIGNED((3 * data width) - 1 DOWNTO 0);
    SIGNAL vectorDSig : STD LOGIC VECTOR ((3 * data width) - 1 DOWNTO 0);
BEGIN
    vectorDSig <= STD LOGIC VECTOR(dSig);</pre>
    counter: counter chain GENERIC MAP (radix, data width)
    PORT MAP (clk, reset, take number, rollback, dSig);
    seg0 : SevenSeg PORT MAP(D(3) => '0', D(2 downto 0) => vectorDSig((data width - 1) DOWNTO
0), Y => bcd0);
    seg1 : SevenSeg PORT MAP(D(3) => '0', D(2 downto 0) => vectorDSig((2 * data width - 1)
DOWNTO data width), Y => bcd1);
    seg2 : SevenSeg PORT MAP(D(3) => '0', D(2 downto 0) => vectorDSig((3 * data width - 1)
DOWNTO 2 * data width), Y => bcd2);
END structure;
```

The main difference here is the modification of the seven-segment display port mapping, as I had to prepend a 0 to the beginning in order to make our 4-bit inputs work with a 3-bit number.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
                                                                   Bonus octal testbench
--testbenches have empty entity sections
ENTITY tb serving system IS
END tb_serving system;
ARCHITECTURE test OF tb serving system IS
component serving system IS GENERIC (radix : INTEGER := 9; data width : INTEGER := 4);
    PORT (clk, reset, take number : IN STD LOGIC; rollback : IN STD LOGIC;
        bcd0, bcd1, bcd2 : OUT STD LOGIC VECTOR (6 DOWNTO 0));
END component;
COMPONENT hex display IS
PORT (bcd in : IN STD LOGIC VECTOR (6 DOWNTO 0); number : OUT STD.STANDARD.INTEGER);
END COMPONENT;
    --signals and constants
    CONSTANT data width : INTEGER := 3;
    CONSTANT radix : INTEGER := 7;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset, sigtake, sigrollback : STD LOGIC;
    signal sigBCD0, sigBCD1, sigBCD2 : std logic vector (6 downto 0);
    SIGNAL sevenSegOut0 : INTEGER := 0;
    SIGNAL sevenSegOut1 : INTEGER := 0;
    SIGNAL sevenSegOut2 : INTEGER := 0;
BEGIN
    DUT: serving system GENERIC MAP (7, 3)
    PORT MAP (sigclk, sigreset, sigtake, sigrollback, sigBCD0, sigBCD1, sigBCD2);
    hex0 : hex display PORT MAP (sigBCD0, sevenSegOut0);
    hex1 : hex display PORT MAP (sigBCD1, sevenSegOut1);
    hex2 : hex display PORT MAP (sigBCD2, sevenSegOut2);
    sigclk <= NOT sigclk AFTER HALF PERIOD;
    PROCESS IS
    BEGIN
        sigreset <= '1';
        sigtake <= '0';
        sigrollback <= '0';
        WAIT FOR HALF PERIOD;
        sigreset <= '0';
        sigtake <= '1';
        WAIT FOR 8*8*8 * PERIOD;
        sigtake <= '0';
        WAIT FOR PERIOD;
        sigtake <= '1';
        WAIT FOR (1+8+8*8) * PERIOD;
                                                Differences here include the waiting periods, which are now
        sigtake <= '0';
                                                 based on powers of 8 instead of 10, and the fact that the
        WAIT FOR 10*PERIOD;
        sigrollback <= '1';
                                                 DUT (serving_system) is instantiated with 7,3 as the radix
        WAIT FOR (1+8+8*8) * PERIOD;
                                               and data width. Beyond that, all the files remained identical.
        sigrollback <= '0';</pre>
        WAIT FOR PERIOD;
        sigrollback <= '1';
        WAIT FOR 2 * PERIOD;
        sigrollback <= '0';</pre>
        WAIT FOR PERIOD;
        sigtake <= '1';
        WAIT FOR PERIOD;
        sigtake <= '0';
        WAIT FOR PERIOD;
        WAIT;
    END PROCESS;
```

**END** test;