

### **Department of Engineering Science**Faculty of Applied Science

Course Code:	ENSC 252 1207
Course Title:	Fundamentals of Digital Logic
Semester Code:	Fall 2020 1207

Instructor:	Prof. Anita Tino
-------------	------------------

Asst/Lab No.:	5
Asst/Lab Title:	Distress Box

Submission Date:	November 15 2020	
------------------	------------------	--


Student Name:	Devon Burnham
SFU ID:	301394066
Signature*:	(Devon Burnham)

<sup>\*</sup>By signing above, I certify that the contribution made to this lab/assignment is solely mine and confirm that all work completed is my own. Any suspicion of plagiarism and/or copying will result in an investigation in the ENSC department. A mark of zero or F may be assigned, and depending on the level of severity, an FD grade on my transcript and/or expulsion from the school, according SFU's Code of Academic Integrity found online at <a href="http://www.sfu.ca/policies/gazette/student/s10-01.html">http://www.sfu.ca/policies/gazette/student/s10-01.html</a>

## Sequencer VHDL Code (genericized to support any data width and number of states)


```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY sequencer IS
    GENERIC (
        data width : INTEGER := 6;
        N : INTEGER := 33);
    PORT (
        clk : IN STD LOGIC;
        reset : IN STD LOGIC;
        count : OUT unsigned(data width-1 DOWNTO 0));
END sequencer;
ARCHITECTURE behaviour OF sequencer IS
    SIGNAL countSig : unsigned(data width-1 DOWNTO 0);
BEGIN
    PROCESS (reset, clk) IS
    BEGIN
        IF (reset = '1') THEN
            countSig <= to_unsigned(N, data_width);</pre>
        ELSIF (rising edge(clk)) THEN
            IF (countSig = to unsigned(0, data width)) THEN
                 countSig <= to_unsigned(N, data width);</pre>
            ELSE
                countSig <= countSig - to_unsigned(1, data_width);</pre>
            END IF;
            countSig <= countSig;</pre>
        END IF;
    END PROCESS;
count <= countSig;</pre>
END behaviour;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY tb sequencer1 IS
END ENTITY;
ARCHITECTURE test OF tb sequencer1 IS
    COMPONENT sequencer IS
        GENERIC (
            data width : INTEGER := 6;
            N : INTEGER := 33);
        PORT (
            clk : IN STD LOGIC;
            reset : IN STD LOGIC;
            count : OUT unsigned(data width - 1 DOWNTO 0));
    END COMPONENT;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset : STD LOGIC;
                                               _6-wide, 34 states
    SIGNAL sigcount : unsigned(5 DOWNTO 0);
BEGIN
    DUT : sequencer GENERIC MAP(6, 33)
    PORT MAP (sigclk, sigreset, sigcount);
    --to cycle clk for the duration of the test
    sigclk <= NOT sigclk AFTER HALF PERIOD;</pre>
    PROCESS IS
    BEGIN
        --reset
        sigreset <= '1';</pre>
        WAIT FOR HALF PERIOD;
        sigreset <= '0';</pre>
        WAIT;
    END PROCESS;
END ARCHITECTURE;
```




SOS Sequencer Waveforms


count decreases by one. Count has been expanded in these first waveforms to show decrements down to 000000, at which point it underflows and restarts at 100001. the details of decrementing, but hereafter it may be collapsed to the single-lined representation, e.g. 100001. In this testbench, it begins at 100001 (33), and



```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY tb sequencer2 IS
END ENTITY;
ARCHITECTURE test OF tb sequencer2 IS
    COMPONENT sequencer IS
        GENERIC (
            data width : INTEGER := 6;
            N : INTEGER := 33);
        PORT (
            clk : IN STD LOGIC;
            reset : IN STD LOGIC;
            count : OUT unsigned(data width - 1 DOWNTO 0));
    END COMPONENT;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset : STD LOGIC;
    SIGNAL sigcount : unsigned(5 DOWNTO 0);
                                          - 44 states
(only difference us. 505 sequencer)
BEGIN
    DUT: sequencer GENERIC MAP(6, 43)
    PORT MAP (sigclk, sigreset, sigcount);
    --to cycle clk for the duration of the test
    sigclk <= NOT sigclk AFTER HALF PERIOD;</pre>
    PROCESS IS
    BEGIN
        --reset
        sigreset <= '1';</pre>
        WAIT FOR HALF PERIOD;
        sigreset <= '0';</pre>
        WAIT;
    END PROCESS;
END ARCHITECTURE:
```



begins and underflows to 101011 (43), instead of 100001 (33). This is because the morse code for DEVO, the first 4 letters of my name (Devon), is 44 units of time long, including the 7 units at the This set of waveforms is identical to the previous set of waveforms, the sole difference is that it end of each transmission to signify the end of a word.



## Decoder VHDL Code (genericized to support any decoding key)


```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY decoder IS
    GENERIC (
        morse : STD_LOGIC_VECTOR);
    PORT (
        seq : IN unsigned(5 DOWNTO 0);
        WaveOut : OUT STD_LOGIC);

END ENTITY;


ARCHITECTURE behaviour OF decoder IS
BEGIN
    WaveOut <= morse((morse'length - 1) - to_integer(seq));
END ARCHITECTURE;</pre>
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY tb decoder1 IS
END ENTITY;
ARCHITECTURE test OF tb decoder1 IS
    COMPONENT decoder IS
        GENERIC (
           morse : STD_LOGIC_VECTOR);
        PORT (
            seq : IN unsigned;
            WaveOut : OUT STD LOGIC);
    END COMPONENT;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigseq : unsigned(5 DOWNTO 0);
    SIGNAL sigwave : STD LOGIC;
BEGIN
    DUT: decoder GENERIC MAP("1010100011101110111000101010000000")
    PORT MAP(sigseq, sigwave);
                                             Morse code for "SOS"
    PROCESS IS
    BEGIN
        FOR i IN 33 DOWNTO 0 LOOP
            sigseq <= to unsigned(i, 6);</pre>
            WAIT FOR HALF_PERIOD;
        END LOOP;
        WAIT;
    END PROCESS;
END ARCHITECTURE;
```



ends at 010000 and the second begins a little earlier at 010001. Nevertheless, the expected pattern of SOS is clearly This waveform provides an unsigned signal decrementing from 33 down to 0, and the expected output is the morse code for "SOS", which is what is produced. The waveform has been split here for easier viewing; the first waveform visible in the output.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY tb decoder2 IS
END ENTITY;
ARCHITECTURE test OF tb decoder2 IS
   COMPONENT decoder IS
       GENERIC (
          morse : STD LOGIC VECTOR);
       PORT (
           seq : IN unsigned;
           WaveOut : OUT STD LOGIC);
   END COMPONENT;
   CONSTANT HALF PERIOD : TIME := 10 ns;
   CONSTANT PERIOD : TIME := 20 ns;
   SIGNAL sigseq : unsigned(5 DOWNTO 0);
   SIGNAL sigwave : STD LOGIC;
BEGIN
   PORT MAP(sigseq, sigwave);
                                   Morse for "DEVO"
(only difference us. sos decodor)
   PROCESS IS
   BEGIN
       FOR i IN 43 DOWNTO 0 LOOP
           sigseq <= to unsigned(i, 6);</pre>
           WAIT FOR HALF PERIOD;
       END LOOP;
       WAIT;
   END PROCESS;
END ARCHITECTURE;
```



This waveform is the same as the previous one, except it decodes a pattern of 44 down to 0 into the morse code representation for DEVO. This is successfully produced, as seen above.


#### **Box VHDL Code**

(genericized to support any repeating output)


```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY box IS
   GENERIC (
        data width : INTEGER := 6;
       N : INTEGER := 33;
       morse : STD LOGIC VECTOR);
    PORT (
       clk : IN STD LOGIC;
       reset : IN STD LOGIC;
        enable : IN STD LOGIC;
        code out : OUT STD LOGIC);
END ENTITY;
ARCHITECTURE structural OF box IS
    COMPONENT sequencer IS
        GENERIC (
            data width : INTEGER := 6;
            N : INTEGER := 33);
        PORT (
            clk : IN STD LOGIC;
            reset : IN STD LOGIC;
            count : OUT unsigned(data width-1 DOWNTO 0));
    END COMPONENT;
    COMPONENT decoder IS
        GENERIC (
            morse : STD LOGIC VECTOR);
        PORT (
            seq : IN unsigned(data width-1 DOWNTO 0);
            WaveOut : OUT STD LOGIC);
    END COMPONENT;
    SIGNAL countSig : unsigned(data width-1 DOWNTO 0);
    SIGNAL waveSig : STD LOGIC;
BEGIN
    sequ : sequencer GENERIC MAP (data width, N)
    PORT MAP(clk, reset, countSig);
    dec : decoder GENERIC MAP (morse)
    PORT MAP(countSig, waveSig);
    code out <= waveSig WHEN (enable = '1') ELSE
        101;
END ARCHITECTURE;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY tb box1 IS
END ENTITY;
ARCHITECTURE test OF tb box1 IS
    COMPONENT box IS
        GENERIC (
            data width : INTEGER := 6;
            N : INTEGER := 33;
            morse : STD LOGIC VECTOR);
        PORT (
            clk : IN STD LOGIC;
            reset : IN STD LOGIC;
            enable : IN STD LOGIC;
            code out : OUT STD LOGIC);
    END COMPONENT;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset : STD LOGIC;
    SIGNAL sigenable : STD LOGIC;
    SIGNAL sigcode out : STD LOGIC;
BEGIN
    DUT : box GENERIC MAP(6, 33, "1010100011101110111000101010000000")
    PORT MAP (sigclk, sigreset, sigenable, sigcode out);
                                                                        states, morse for
    --to cycle clk for the duration of the test
    sigclk <= NOT sigclk AFTER HALF PERIOD;
    PROCESS IS
    BEGIN
        --reset
        sigreset <= '1';</pre>
        sigenable <= '1';
        WAIT FOR HALF PERIOD;
        sigreset <= '0';</pre>
        WAIT FOR PERIOD * 34; -- to ensure looping works
        --reset
        sigreset <= '1';</pre>
        sigenable <= '0';
        WAIT FOR PERIOD;
        sigreset <= '0';</pre>
        wait;
    END PROCESS;
END ARCHITECTURE;
```


## SOS Box Testbench Waveforms



With only clk and reset inputs, this circuit produces the correct waveforms for the morse code representation of SOS, with the rising edge of the clk signal corresponding to the next unit of time.




Visible at the end of this waveform is the beginning of the next transmission, after the 7 spaces it resets to state 33 and begins to transmit 'S'. This is swiftly interrupted to demonstrate the asynchronous reset and enable/disable functionality.




This screenshot shows how setting enable to '0' suppresses the output, regardless of what waveSig is showing.


```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY tb box2 IS
END ENTITY;
ARCHITECTURE test OF tb box2 IS
   COMPONENT box IS
       GENERIC (
           data width : INTEGER := 6;
           N : INTEGER := 33;
           morse : STD LOGIC VECTOR);
       PORT (
           clk : IN STD LOGIC;
           reset : IN STD LOGIC;
           enable : IN STD LOGIC;
           code out : OUT STD LOGIC);
   END COMPONENT;
   CONSTANT HALF PERIOD : TIME := 10 ns;
   CONSTANT PERIOD : TIME := 20 ns;
   SIGNAL sigclk : STD LOGIC := '1';
   SIGNAL sigreset : STD LOGIC;
   SIGNAL sigenable : STD LOGIC;
   SIGNAL sigcode out : STD LOGIC;
BEGIN
   44 states, morse for "DEVO" (only difference US. box1)
   PORT MAP (sigclk, sigreset, sigenable, sigcode out);
    --to cycle clk for the duration of the test
   sigclk <= NOT sigclk AFTER HALF PERIOD;</pre>
   PROCESS IS
   BEGIN
       --reset
       sigreset <= '1';</pre>
       sigenable <= '1';</pre>
       WAIT FOR HALF PERIOD;
       sigreset <= '0';</pre>
       WAIT FOR period * 44; -- to ensure looping works
       --reset
       sigreset <= '1';
       sigenable <= '0';
       WAIT FOR period;
       sigreset <= '0';
wait;
   END PROCESS;
END ARCHITECTURE;
```

# **DEVO Box Testbench Waveforms**




the morse code for DEVO instead of SOS. Reset, clk, and enable all work the same as before, This waveform has identical characteristics to the previous waveform, except it produces as shown in these screenshots.






```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY distress box IS
   PORT (
      clk : IN STD LOGIC;
       reset : IN STD LOGIC;
       enable : IN STD LOGIC;
       sel : IN STD LOGIC;
       code out : OUT STD LOGIC
   );
END ENTITY;
ARCHITECTURE structural OF distress box IS
   COMPONENT box IS
       GENERIC (
           data width : INTEGER := 6;
          N : INTEGER := 33;
          morse : STD LOGIC VECTOR
       );
       PORT (
          clk : IN STD LOGIC;
          reset : IN STD LOGIC;
           enable : IN STD LOGIC;
          code out : OUT STD LOGIC
       );
   END COMPONENT;
   SIGNAL code1 : STD LOGIC;
   SIGNAL code2 : STD LOGIC;
BEGIN
   b1 : box GENERIC MAP(6, 33, "1010100011101110111000101010000000")
   PORT MAP(clk, reset, enable, code1);
   PORT MAP(clk, reset, enable, code2);
                                             DEVO
   code out <= code1 WHEN (sel = '0') ELSE
       code2;
END ARCHITECTURE;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY tb distress box IS
                                                                 Distress Box Testbench Code
END ENTITY;
                                                          (some linebreaks removed to fit on one page)
ARCHITECTURE test OF tb distress box IS
    COMPONENT distress box IS
        PORT (
            clk : IN STD LOGIC;
            reset : IN STD LOGIC;
            enable : IN STD LOGIC;
            sel : IN STD LOGIC;
            code out : OUT STD LOGIC );
    END COMPONENT;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset : STD LOGIC;
    SIGNAL sigenable : STD LOGIC;
    SIGNAL sigsel : STD LOGIC;
    SIGNAL sigcode_out : STD_LOGIC;
BEGIN
    DUT: distress box PORT MAP(sigclk, sigreset, sigenable, sigsel, sigcode out);
    --to cycle clk for the duration of the test
    sigclk <= NOT sigclk AFTER HALF PERIOD;
    PROCESS IS
    BEGIN
        --reset
        sigreset <= '1';</pre>
        sigenable <= '1';</pre>
        sigsel <= '0';
        WAIT FOR HALF PERIOD;
        sigreset <= '0';</pre>
        WAIT FOR period * 34; -- to ensure looping works
        --reset
        sigreset <= '1';
        sigenable <= '0';</pre>
        WAIT FOR HALF PERIOD;
        sigreset <= '0';
        WAIT FOR period * 5;
        --reset
        sigreset <= '1';
        sigenable <= '1';
        sigsel <= '1';
        WAIT FOR HALF PERIOD;
        sigreset <= '0';</pre>
        WAIT FOR period * 44; -- to ensure looping works
        --reset
        sigreset <= '1';
        sigenable <= '0';
        WAIT FOR HALF PERIOD;
        sigreset <= '0';</pre>
        wait;
    END PROCESS;
END ARCHITECTURE:
```



In these waveforms, the complete functionality of a distress box is demonstrated. Initially, with sel set to 0, the box transmits SOS in morse code. As such, code1, which corresponds to the SOS box, is copied to code\_out. The box begins to restart the transmission before we disable transmission by setting enable to 0.



Next, the box is reset and reenabled, and we switch from SOS mode to DEVO mode by switching sel to 1. This means code2 is copied to code\_out, which produces the morse code for DEVO. Similar behaviour to the above waveform is exhibited: it begins a retransmission before we disable transmission.