

## Bonus octal waveforms



Screenshot showing octal overflow from 777 to 000, along with other examples of incrementing in many aspects



Decrementing! All working as expected, even when underflowing. Not much to highlight here.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY serving system IS
    GENERIC (
       radix : INTEGER := 9;
       data width : INTEGER := 4);
    PORT (
        clk, reset, take number : IN STD LOGIC;
        rollback : IN STD LOGIC;
        bcd0, bcd1, bcd2 : OUT STD LOGIC VECTOR(6 DOWNTO 0));
END serving system;
ARCHITECTURE structure OF serving system IS
    --components
    COMPONENT SevenSeg IS
        PORT (
            D : IN STD LOGIC VECTOR (3 DOWNTO 0);
            Y : OUT STD LOGIC VECTOR (6 DOWNTO 0));
    END COMPONENT;
    COMPONENT counter chain IS
        GENERIC (
            radix : INTEGER := 9;
            data width : INTEGER := 4);
        PORT (
            clk, reset, take number : IN STD LOGIC;
            rollback : IN STD LOGIC;
            number : OUT UNSIGNED((3 * data width) - 1 DOWNTO 0));
    END COMPONENT;
    --signals
    SIGNAL dSig : UNSIGNED((3 * data width) - 1 DOWNTO 0);
    SIGNAL vectorDSig : STD LOGIC VECTOR ((3 * data width) - 1 DOWNTO 0);
BEGIN
    vectorDSig <= STD LOGIC VECTOR(dSig);</pre>
    counter: counter chain GENERIC MAP (radix, data width)
    PORT MAP (clk, reset, take number, rollback, dSig);
    seg0 : SevenSeg PORT MAP(D(3) => '0', D(2 downto 0) => vectorDSig((data width - 1) DOWNTO
0), Y => bcd0);
    seg1 : SevenSeg PORT MAP(D(3) => '0', D(2 downto 0) => vectorDSig((2 * data width - 1)
DOWNTO data width), Y => bcd1);
    seg2 : SevenSeg PORT MAP(D(3) => '0', D(2 downto 0) => vectorDSig((3 * data width - 1)
DOWNTO 2 * data width), Y => bcd2);
END structure;
```

The main difference here is the modification of the seven-segment display port mapping, as I had to prepend a 0 to the beginning in order to make our 4-bit inputs work with a 3-bit number.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
                                                                   Bonus octal testbench
--testbenches have empty entity sections
ENTITY tb serving system IS
END tb_serving system;
ARCHITECTURE test OF tb serving system IS
component serving system IS GENERIC (radix : INTEGER := 9; data width : INTEGER := 4);
    PORT (clk, reset, take number : IN STD LOGIC; rollback : IN STD LOGIC;
        bcd0, bcd1, bcd2 : OUT STD LOGIC VECTOR (6 DOWNTO 0));
END component;
COMPONENT hex display IS
PORT (bcd in : IN STD LOGIC VECTOR (6 DOWNTO 0); number : OUT STD.STANDARD.INTEGER);
END COMPONENT;
    --signals and constants
    CONSTANT data width : INTEGER := 3;
    CONSTANT radix : INTEGER := 7;
    CONSTANT HALF PERIOD : TIME := 10 ns;
    CONSTANT PERIOD : TIME := 20 ns;
    SIGNAL sigclk : STD LOGIC := '1';
    SIGNAL sigreset, sigtake, sigrollback : STD LOGIC;
    signal sigBCD0, sigBCD1, sigBCD2 : std logic vector (6 downto 0);
    SIGNAL sevenSegOut0 : INTEGER := 0;
    SIGNAL sevenSegOut1 : INTEGER := 0;
    SIGNAL sevenSegOut2 : INTEGER := 0;
BEGIN
    DUT: serving system GENERIC MAP (7, 3)
    PORT MAP (sigclk, sigreset, sigtake, sigrollback, sigBCD0, sigBCD1, sigBCD2);
    hex0 : hex display PORT MAP (sigBCD0, sevenSegOut0);
    hex1 : hex display PORT MAP (sigBCD1, sevenSegOut1);
    hex2 : hex display PORT MAP (sigBCD2, sevenSegOut2);
    sigclk <= NOT sigclk AFTER HALF PERIOD;
    PROCESS IS
    BEGIN
        sigreset <= '1';
        sigtake <= '0';
        sigrollback <= '0';
        WAIT FOR HALF PERIOD;
        sigreset <= '0';
        sigtake <= '1';
        WAIT FOR 8*8*8 * PERIOD;
        sigtake <= '0';
        WAIT FOR PERIOD;
        sigtake <= '1';
        WAIT FOR (1+8+8*8) * PERIOD;
                                                Differences here include the waiting periods, which are now
        sigtake <= '0';
                                                 based on powers of 8 instead of 10, and the fact that the
        WAIT FOR 10*PERIOD;
        sigrollback <= '1';
                                                 DUT (serving_system) is instantiated with 7,3 as the radix
        WAIT FOR (1+8+8*8) * PERIOD;
                                               and data width. Beyond that, all the files remained identical.
        sigrollback <= '0';</pre>
        WAIT FOR PERIOD;
        sigrollback <= '1';
        WAIT FOR 2 * PERIOD;
        sigrollback <= '0';</pre>
        WAIT FOR PERIOD;
        sigtake <= '1';
        WAIT FOR PERIOD;
        sigtake <= '0';
        WAIT FOR PERIOD;
        WAIT;
    END PROCESS;
```

**END** test;