
SAA7322/SAA7323

FEATURES

- I²S data input-
- 3-stage digital filter incorporating F.I.R. filter, linear interpolator and sample-and-hold
- 2nd order noise shaper to improve analog performance
- 16-bit resolution from a bitstream conversion DAC, using switched capacitor integrator
- 3rd order low-pass filter to reduce out-of-band noise
- -12 dB attenuation, de-emphasis and mute control
- TTL compatible input/outputs

GENERAL DESCRIPTION

The SAA7322/7323 (DAC3) is a complete monolithic stereo CMOS 16-bit input bitstream conversion digital-to-analog converter designed for use in digital audio systems. The device is a replacement for the SAA7320, offering improved "idle pattern" performance at low-levels. The SAA7322 is a lower performance version of the SAA7323.



QUICK REFERENCE DATA

	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SYMBOL	L		4.5	5.0	5.5	V
V _{DDA}	analog supply voltage		4.5	5.0	5.5	V
V _{DDD}	digital supply voltage		1.5	20	35	mA
DDA	analog supply current				85	mA
IDDD	digital supply current			40	185	
DR	dynamic range	note 1				dB
	SAA7322		-	93	-	1
	SAA7323		93		 -	₫B
THD+N	total harmonic distortion plus	note 1				}
	noise			-		dВ
	SAA7322		-	–88	-	
	SAA7323				-90	dB
4	operating crystal frequency		8	11.2896	12.3	MHz
f _{XTAL}	operating ambient temperature			1	i	-
T _{amb}	range			İ		
	SAA7322		-10	-	+70	∖°C
			-40	-	+85	°C_
1	SAA7323	1				

Note to the quick reference data

1. Output characteristics measured with external components shown in Fig.10. Sample rate = 44.1 kHz.

ORDERING INFORMATION

UNDERING INT ONICE TO		PACKAGE			
EXTENDED TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE	
	44	QFP	plastic	SOT205AG	
SAA7322GP	44	QFP	plastic	SOT205AG	
SAA7323GP					


December 1991

4-14


}

Stereo CMOS bitstream DAC for digital audio systems

SAA7322/SAA7323



SAA7322/SAA7323



PINNING

SYMBOL	PIN	DESCRIPTION
CDR	1	damping capacitor for the right channel switched-capacitor integrator
DER	2	connection to the de-emphasis switch in the right channel integrator
V _{refR}	3	reference voltage input for the analog channel ground (normally connected to VRO)
V _{SSAR}	4	ground connection for the analog right channel
V _{SSA}	5	ground connection for logic in the analog section
V _{SSAL}	6	ground connection for the analog left channel
V _{refL}	7	reference voltage input for the analog left channel ground (normally connected to VRO)
DEL	8	connection to the de-emphasis switch in the feedback of the left channel integrator
CDL	9	damping capacitor for the left channel switched-capacitor integrator
INTL	10	output from the left channel switched-capacitor integrator. Internal capacitor (85 pF typ.) connected to CDL
V _{DDL}	11	+5 V supply voltage for the analog left channel
OALI-	12	inverting input to the left channel low-pass filter operational amplifier
OALI+	13	non-inverting input to the left channel low-pass filter operational amplifier

SYMBOL	PIN	DESCRIPTION
OALO	14	output from the left channel operational amplifier
V _{DDref}	15	+5 V supply voltage for the reference voltage generator
VRO	16	internal reference voltage output (+2.5 V typ.)
VRC	17	internal reference voltage high impedance node requiring an external smoothing capacitor
TEST4	18	test output 4: pin should be left open-circuit
DAO	19	IPS serial data output is a 16-bit linear two's-complement PCM signal at a data rate of 176.4 kHz (typ.) formatted in accordance with IPS. After 4 x upsampling by the digital filter this signal is output so that an external DAC could be used; combined with CLO and WSO it can be considered as a master transmitter
CLO	20	I ² S serial bit clock output, f _{CIKO} = 5.6448 MHz (typ).
wso	21	I ² S word select output 176.4 kHz (typ).
V _{DD1}	22	+5 V supply voltage for the digital section
V _{DD2}	23	+5 V supply voltage for the crystal oscillator
XTAL2	24	drive output to clock crystal
XTAL1	25	input from crystal oscillator or external clock input 11.2896 MHz (typ.)
XSYS	26	buffered output from crystal oscillator
V _{SS}	27, 28	ground connection for the digital section
TEST1	29	test input 1, pin should be connected to ground
WSI	30	I ² S word select input, 44.1 kHz (typ) WSI together with CLI, is used to dock the I ² S serial data input (DAI) and synchronize the main timing chain
CLI	31	I ² S serial bit clock input, f _{CLKI} = 2.8224 MHz (typ).
DAI	32	IPS serial data input is a 16-bit linear two's-complement PCM signal formatted in accordance with IPS. If more than 16 bits are supplied then the least significant bits (LSBs) will be truncated
n.c.	33	not connected
DEC	34	de-emphasis control input switches an extra external capacitor network into both the analog left and right channel integrator feedback
MUTE	35	when active LOW this Schmitt trigger control input will force the interpolator data input to zero. It will also force the I ² S data output (DAO) to zero
ATT	36	when active LOW this control input provides -12 dB attenuation to the analog output amplitude
TEST2	37	test output 2, pin should be left open-circuit
TEST3	38	test output 3, pin should be left open-circuit
V _{DDA}	39	+5 V supply voltage for logic in the analog section
OARO	40	output from the right channel operational amplifier
OARI+	41	non-inverting input to the right channel low-pass filter operational amplifier
OARI-	42	inverting input to the right channel low-pass filter operational amplifier
V _{DDAR}	43	+5 V supply voltage for the analog right channel
INTR	44	output from the right channel switched-capacitor integrator. Internal capacitor (85 pF typ.) connected to CDR

SAA7322/SAA7323

FUNCTIONAL DESCRIPTION

General

The SAA7322/7323 CMOS DAC heavily oversamples to several MHz (256 x the sampling frequency f.), so that the band-limiting filters required for waveform smoothing and out-of-band noise reduction are mainly digital. In addition to the digital filters, the circuit contains active components for analog post filtering. In most applications very few external components are required. An output after the 4 x upsampling filter allows the circuit to be used as an interface between the decoder and external DAC in high-performance compact disc systems. The device requires only one +5 V supply; the required reference voltage is generated internally.

Separate supply pins for each of the bitstream conversion DACs achieves high performance signal-to-noise ratio and channel separation.

There is no phase delay between the two analog outputs despite the fact that the upsampling filter structure is multiplexed between the two data channels.

Oversampling digital filter

This is a 3-stage digital filter

- The first stage provides 4 x oversampling to 176.4 kHz using a 128-tap F.I.R. low-pass filter.
 Data is stored in a cyclic RAM, the filter coefficients in a ROM and the convolutions are performed using an array multiplier.
- The second stage is a 32 x oversampling linear interpolator.

 The third stage provides 2 x upsampling using a sample-andhold, giving a total of 256 x upsampling (11.2896 MHz).

The first stage oversamples to 176.4 kHz with a band-pass ripple of ±0.035 dB and a stop-band attenuation of –60 dB above 24.2 kHz. It also contains frequency response compensation for the interpolator/analog post-filtering roll-off and coefficient scaling to prevent overflow in the noise shaper.

The characteristics of the F.I.R. filter are shown in Fig.9.

Switched-capacitor DAC

The digital-to-analog conversion is achieved with a bitstream conversion DAC oversampled to 256 f, with second-order noise shaping performed digitally to give a 1-bit Pulse Density Modulated (PDM) code. Integral with the actual bitstream conversion converter is a first-order low-pass filtering action which reduces the total HF noise power.

A switched capacitor technique is used for the bitstream conversion DAC which converts the PDM stream to an analog signal. A fixed charge is either added or subtracted from the virtual earth node of a first-order filter. As this output is a continuous time output a highly symmetrical operational amplifier is used to give a low distortion figure. The output slew rate of this filter is chosen so that the operational amplifiers always remains within its high gain linear region.

An internally generated out-of-band dither signal is used to suppress audible idling patterns in the noise shaper at low signal levels. This signal is injected digitally into the x 32 upsampling interpolator at a

frequency of 352.8 kHz and a level of -20 dB.

Attenuation

Attenuation is controlled by the ATT input at pin 36. This input will allow an attenuation of the analog output amplitude by 12 dB during track search.

De-emphasis and low-pass filter

Extra on-chip analog circuitry provides post filtering:

- Input DEC (pin 34) switches an extra external capacitor network into both the left and right channel analog integrator feedback to control roll-off.
 Output from the right channel switched-capacitor integrator (INTR) is available at pin 44.
 Output from the left channel switched-capacitor integrator (INTL) is available at pin 10.
- A low-pass filter, for further attenuation of out-of-band noise, can be constructed using the internal CMOS operational amplifiers. The digital filter contains compensation for a third-order Butterworth filter with a –3 dB cut-off at 60 kHz.

PS serial interface

The SAA7322/7323 has two I²S ports incorporated; DAI (pin 32) and DAO (pin 19).

- DAI receives data from the compact disc decoder IC (or any 16-bit 44.1 kHz I²S source).
- DAO transmits the 4 x oversampled data to an external DAC.

The 'slave' receiver requires a serial bit clock input (CLI; pin 31) and a word select input (WSI; pin 30). To ensure that the filter is 'in-phase' with the input, the main timing chain

SAA7322/SAA7323

is automatically synchronized to the incoming word select signal. The frequency of the data must also be synchronized to the filter by:

 the source supplying the 11.2896 MHz system clock via crystal oscillator input (XTAL1; pin 25).

or

 SAA7322/7323 supplying the system clock to the source via XSYS (pin 26).


The SAA7322/7323 will use only the 16 most significant bits of input data even though the I²S format allows a variable word length (see Fig.4).

The 'master' transmitter supplies bit clock, word select and data signals for the 4 x upsampled output (see Fig.5).

Conversion path

The data conversion path is shown in Fig.3. As both paths are identical only one path is shown. The data flow is in a serial format up to the linear interpolator stage and then separated into two channels.

A recommended system application diagram of the SAA7322/7323 is shown in Fig.10.



December 1991

SAA7322/SAA7323

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
DDA	analog supply voltage	note 1	-0.5	+6.5	٧
DDA	DC input voltage		-0.5	V _{DD} +0.5	٧
<u> </u>	DC input diode current		-	±20	mΑ
<u> </u>	DC output voltage		-0.5	V _{DO} +0.5	٧
	DC output sink/source current		-	±25	mA_
	total DC current V _{DD} or V _{SS}		-	±0.5	Α
DD SS	storage temperature range		-55	+150	°C
amb	operating ambient temperature range				
amo	SAA7322		-10	+70	°C
	SAA7323		-4 0	+85	°C
/ _{es}	electrostatic handling	note 2	-1000	+1000	٧

Notes to the limiting values

- 1. All V_{DD} and V_{SS} pins must be connected externally to the same power supply unit.
- 2. Equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor with a rise time of 15 ns.

SAA7322/SAA7323

CHARACTERISTICS $V_{DD} = 5 \text{ V; } V_{SS} = 0 \text{ V; } T_{emb} = 25 \text{ °C; } f_e = 44.1 \text{ kHz; unless otherwise specified.}$

SYMBOL	S = 0 V; T _{emb} = 25 °C; f _e = 44.1 kHz; t PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
ирру				5.0	5.5	īv
DDA _	analog supply voltage		4.5	5.0	5.5	V
DDD	digital supply voltage		4.5	20	35	mA
DDA .	analog supply current			40	85	mA
000	digital supply current			140	100	
nalog par						
	VOLTAGE SOURCE VRC					V
/ _{retC}	high impedance reference voltage level			2.5		Ω
7 1d0	reference voltage output impedance			2		<u></u>
OUTPUTS O	ALO AND OARO (NOTES 1 AND 2)		12-	100	1.0	V
V _{O RMS}	output level (RMS value)	note 3; 0 dB	0.8	0.9	±0.25	dB
CHM	channel matching	note 4			TU.25	100
	REFORMANCE (NOTE 1)					
DR	dynamic range					dВ
	SAA7322		-	93	_	dB
	SAA7323		93		- 	-
THD+N	total harmonic distortion plus	at 0 dB/1 kHz				
	noise		_	-88	_	dB
	SAA7322		l	_	-90	dB
	SAA7323			-96		dB
	digital silence		 	90		dB
α	channel separation	at 1 kHz		60		dB
SVRR	supply voltage rejection ratio to V_{DD}					dB
L	linearity	-60 to -100 dB		±2		
Digital p	art					
1 -	SI, CLI, DAI, DEC AND ATT				1.00	ΙV
VL	LOW level input voltage	note 5	-0.5		+0.8 V _{DO} +0.9	
V _M	HIGH level input voltage	note 5	2.0	- - -	+10	μA
	input leakage current	note 6	-10		10	DF
C	input capacitance					101
	Schmitt trigger)				140	Īv
VL	LOW level input voltage	note 5	-0.5		1.8 V _{DO} +0.	
VH	HIGH level input voltage	note 5	3.3		+10	3 V
I _U	input leakage current	note 6	-10	0	1+10	- 1


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
		1.	-	-	10	pF
<u></u>	input capacitance	<u> </u>				
	emal clock only)	note 5	-0.5	-	1.5	V
<u>'L</u>	LOW level input voltage		3.5	-	V _{DD} to 5 V	٧
н-	HIGH level input voltage	note 3	-10	0	+10	μА
J	input leakage current	Tible 0		-	10	pF
),	input capacitance				<u></u>	
OUTPUTS DA	AO, CLO, WSO AND XSYS		-0.5	1_	+0.4	V
/a	LOW level output voltage	note 5; I _{OL} = 400 μA		-	V _{DD} +0.5	V
/ _{0H}	HIGH level output voltage	note 5; I _{OH} = 20 μA	2.4		35	ρF
O,	load capacitance				130	15.
Crystal osc	illator (input XTAL1, output XTAL	2) (see Fig.8)			T	Tag: 1=
	crystal operating frequency		8	11.2896	12.3	MHz
XTAL	mutual conductance	at 100 kHz	1.5			mA/\
gm G	small signal voltage gain	$G_v = gm \times R_0$	3.5		 -	VV
<u></u>	input capacitance				10	pF
<u>C, </u>	feedback capacitance		-	-	5	pF
C _{FB}	output capacitance		-		10	pF
C _o	input leakage current	note 6	-10	-	+10	μA
EXTERNAL (CLOCK INPUT					Тмн:
-	input frequency	f, x 256	8	11.2896	12.3	
t _{CLK}			1			_+
t , t	input rise and fall time	note 7	<u> </u>		20	ns
t нісн	input rise and fall time input HIGH time	note 7 relative at 1.5 V to clock period	45	-	20 55	_+
	input HIGH time	relative at 1.5 V to	45	-		ns %
SYSTEM CI	input HIGH time OCK OUTPUT XSYS (NOTE 8)	relative at 1.5 V to	45	-		ns %
	input HIGH time	relative at 1.5 V to clock period	<u> </u>	-	55	ns %
SYSTEM CI	input HIGH time OCK OUTPUT XSYS (NOTE 8) input rise and fall time input HIGH time	note 7 note 9; relative at 1.5 V to clock period	<u> </u>	-	55 20 55	ns %
SYSTEM CI L. L LHIGH 12S TIMING	input HIGH time OCK OUTPUT XSYS (NOTE 8) input rise and fall time input HIGH time RECEIVER CLOCK INPUT CLK, (SEE	note 7 note 9; relative at 1.5 V to clock period	<u> </u>	-	55	ns % ns %
SYSTEM CI t. t thigh I'S TIMING t _{CLK}	input HIGH time OCK OUTPUT XSYS (NOTE 8) input rise and fall time input HIGH time RECEIVER CLOCK INPUT CLK, (SEE input clock period	note 7 note 9; relative at 1.5 V to clock period	45	-	20 55 1000 -	ns % ns % ns ns
SYSTEM CI t., t thigh IPS TIMING tclk	input HIGH time OCK OUTPUT XSYS (NOTE 8) input rise and fall time input HIGH time ; RECEIVER CLOCK INPUT CLK, (SEE input clock period input clock time HIGH	note 7 note 9; relative at 1.5 V to clock period	45	354	55 20 55	ns % ns %
SYSTEM CI t. t thigh 12S TIMING tolk tolk tolk	input HIGH time OCK OUTPUT XSYS (NOTE 8) input rise and fall time input HIGH time RECEIVER CLOCK INPUT CLK, (SEE input clock period input clock time HIGH input clock time LOW	note 7 note 9; relative at 1.5 V to clock period	- 45 320 112	354	20 55 1000 -	ns % ns % ns ns
SYSTEM CI t. t thigh 12S TIMING tolk tolkh	input HIGH time OCK OUTPUT XSYS (NOTE 8) input rise and fall time input HIGH time ; RECEIVER CLOCK INPUT CLK, (SEE input clock period input clock time HIGH input clock time LOW ut WSI and DAI	note 7 note 9; relative at 1.5 V to clock period	- 45 320 112	354	20 55 1000 -	ns % ns % ns ns
SYSTEM CI t. t thigh 12S TIMING tolk tolkh	input HIGH time OCK OUTPUT XSYS (NOTE 8) input rise and fall time input HIGH time RECEIVER CLOCK INPUT CLK, (SEE input clock period input clock time HIGH input clock time LOW	note 7 note 9; relative at 1.5 V to clock period	320 112 112	354	20 55 1000 -	ns % ns ns ns ns

SAA7322/SAA7323


	DADAMETER	CONDITIONS	MIN.	TYP.	MAX.	TINU
SYMBOL	PARAMETER					
TRANSMITTER	(SEE FIG.7)					
clock output	CLO			2/f _{CUX}	Τ-	ns
toux	output clock period		60		 	ns
CLKH	output clock time HIGH					ns
touki	output clock time LOW		60			
Word selec					T	ns
	data set-up time		40	 	<u> </u>	ns
SU DAT	data hold time		40	 -	20	ns
t, t	input rise and fall time	note 7				
Data outpu						ns
	data set-up time		40			ns
SU.DAT	data hold time		40		 -	
t _{HD DAT}	input rise and fall time	note 7			20	ns


Notes to the characteristics


- 1. Output characteristics measured with external components shown in Fig.10. Sample rate = 44.1 kHz.
- 2. Maximum load on INTL, INTR (excluding feedback) is 10 k Ω , 20 pF to V_{rel} . Dynamic output impedance is typ.
 - Maximum load on OALO, OARO (excluding feedback) is 3 k Ω , 200 pF. Dynamic output impedance is typ. 100 Ω (open loop).
- 3. Output level changes linearly with clock frequency.
- 4. With matched external components.
- 5. Minimum $V_{IL},\,V_{OL}$ and maximum $V_{H},\,V_{OH}$ are peak values to allow for transients.
- 6. $I_{Li_{min}}$ and $I_{LO_{min}}$ measured at V_i = 0 V; $I_{Li_{max}}$ and $I_{LO_{max}}$ measured at V_i = V_{DO} .
- 7. Reference levels = 0.8 V and 2 V.
- 8. Output times are measured with a capacitive load of 35 pF.
- 9. $t_{\mbox{\scriptsize HIGH}}$ valid only when used with XTAL.





SAA7322/SAA7323











December 1991