## $\underset{\underline{\rm Email} \;|\; \underline{\rm Linkedin} \;|\; 0982\text{-}955885}{\textbf{Hao-Chun Liang}}$

EDUCATION	
National Yang Ming Chiao Tung University  Master of Engineering - Institute of Pioneer Semiconductor Innovation   Digital IC Design  National Tsing Hua University  Bachelor of Engineering - Electrical Engineering   GPA 4.10/4.30   Honor Graduation  National Tsing Hua University  Bachelor of Science - Physics   Transferred to the Department of Electrical Engineering  WORK EXPERIENCE	Sept. 2025 – Present  Hsinchu, Taiwan  Sept. 2021 – Jun. 2024  Hsinchu, Taiwan  Sept. 2020 – Jun. 2021  Hsinchu, Taiwan
Graduate Research Assistant  National Yang Ming Chiao Tung University   Institute of Pioneer Semiconductor Innovation  AI/Deep Learning Accelerator - Digital Design Intern  Acceleration R&D Division   Andes Technology Corporation  General Physics Experiment Teaching Assistant  National Tsing Hua University   College of Science	Jan. 2025 – Present Washington, U.S. (Remote) Dec. 2024 – Present Hsinchu, Taiwan Nov. 2024 – Present Hsinchu, Taiwan Sept. 2023 – Jan. 2024 Hsinchu, Taiwan
Certificate of Outstanding Graduate Award (Top 8% of Class)  National Tsing Hua University   Electrical Engineering  College of Science Elite Student Award (1st Place, Freshman Year)  National Tsing Hua University   College of Science  Three Presidential Awards (Top 5% Each Semester)  National Tsing Hua University  ADFP@TSMC N16 Cell-Based Chip Design Flow  Taiwan Semiconductor Research Institute   TSRI  Transformer-Based Natural Language Processing  Deep Learning Institute   NVIDIA	Jun. 2024 Hsinchu, Taiwan Apr. 2021 Hsinchu, Taiwan Jun. 2024 Hsinchu, Taiwan Sep. 2024 Hsinchu, Taiwan Dec. 2023 Hsinchu, Taiwan
PAPERS  HiGTR: High-Performance FPGA for GNN-Based Track Reconstruction  Taiwan and Japan Conference on Circuits and Systems, TJCAS 2025  High-Performance FPGA for GNN-Based Track Reconstruction in HEP  VLSI Design/CAD Symposium 2025	July. 2025 Second Author June. 2025 Second Author
PROJECTS  Data-Driven Code Generation for RTL, C, AsciiDoc  Acceleration R&D Division   Andes Technology Corporation  RISC-V Five-Stage Pipelined Featuring Stall and Forwarding Control  National Tsing Hua University  Tunable Bandgap in Bilayer Graphene Dual-Gate FET Implementation  National Tsing Hua University  FPGA-Based Tetris with Basys 3 Artix-7  National Tsing Hua University  High-Speed 128x16-bit ROM Macro with Sub-5ns Access Time  National Tsing Hua University  SKILLS	Sep. 2025 Hsinchu, Taiwan Jan. 2024 Hsinchu, Taiwan Nov. 2023 Hsinchu, Taiwan Jun. 2023 Hsinchu, Taiwan Jan. 2023 Hsinchu, Taiwan

SKILLS

**Programming Languages:** Verilog, Python, C/C++, Linux, Git

Design Tools: VCS, Verdi, SpyGlass, DC, PrimeTime, Hspice, Laker, Innovus, Calibre, Virtuoso, Caliber