## Hao-Chun Liang

 $\underline{\mathrm{Email}} \mid \underline{\mathrm{Linkedin}} \mid 0982\text{-}955885$ 

## **EDUCATION**

<u> </u>	
National Yang Ming Chiao Tung University  Master of Engineering - Institute of Pioneer Semiconductor Innovation   Digital IC Design  National Tsing Hua University  Bachelor of Engineering - Electrical Engineering   GPA 4.10/4.30   Honor Graduation  National Tsing Hua University  Bachelor of Science - Physics   Transferred to the Department of Electrical Engineering  WORK Experience	Sept. 2025 – Present  Hsinchu, Taiwan  Sept. 2021 – Jun. 2024  Hsinchu, Taiwan  Sept. 2020 – Jun. 2021  Hsinchu, Taiwan
Hardware and Algorithm Codevelopment - Affiliate Trainee	Jan. 2025 – Present
_	Washington, U.S. (Remote)
Graduate Research Assistant	Dec. 2024 – Present
National Yang Ming Chiao Tung University   Institute of Pioneer Semiconductor Innovation	
AI/Deep Learning Accelerator - Digital Design Intern	Nov. 2024 – Present
$Acceleration \ R \& D \ Division \   \ Andes \ Technology \ Corporation$	Hsinchu, Taiwan
General Physics Experiment Teaching Assistant	Sept. 2023 – Jan. 2024
National Tsing Hua University   College of Science	Hsinchu, Taiwan
Awards	
Certificate of Outstanding Graduate Award (Top 8% of Class)	Jun. 2024
National Tsing Hua University   Electrical Engineering	Hsinchu, Taiwan
College of Science Elite Student Award (1st Place, Freshman Year)	Apr. 2021
National Tsing Hua University   College of Science	Hsinchu, Taiwan
Three Presidential Awards (Top 5% Each Semester)	Jun. 2024
National Tsing Hua University	Hsinchu, Taiwan
ADFP@TSMC N16 Cell-Based Chip Design Flow	Sep. 2024
Taiwan Semiconductor Research Institute   TSRI	Hsinchu, Taiwan
Transformer-Based Natural Language Processing	Dec. 2023
$Deep\ Learning\ Institute\  \ NVIDIA$	Hsinchu, Taiwan
Papers	
HiGTR: High-Performance FPGA for GNN-Based Trajectory Reconstruction and Japan Conference on Circuits and Systems, TJCAS 2025, Second Author  A High-Performance Implementation of GNN-Based Trajectory Reconstructure VLSI Design/CAD Symposium 2025, Second Author  Fine-Grained Image Recognition from Scratch with Teacher-Guided Data Arxiv, Fifth Author	ruction on FPGA
Projects	
Data-Driven Code Generation for RTL, C, AsciiDoc	Sep. 2025
$Acceleration \ R \& D \ Division \mid Andes \ Technology \ Corporation$	Hsinchu, Taiwan
RISC-V Five-Stage Pipelined Featuring Stall and Forwarding Control	Jan. 2024
Notice of Takes Here Hereite	II. i 1

## $S{\scriptstyle KILLS}$

National Tsing Hua University

 $National\ Tsing\ Hua\ University$ 

National Tsing Hua University

FPGA-Based Tetris with Basys 3 Artix-7

**Programming Languages:** Verilog, Python, C/C++, Linux, Git

High-Speed 128x16-bit ROM Macro with Sub-5ns Access Time

Design Tools: VCS, Verdi, SpyGlass, DC, PrimeTime, Hspice, Laker, Innovus, Calibre, Virtuoso, Caliber

Hsinchu, Taiwan

Hsinchu, Taiwan

Hsinchu, Taiwan

Jun. 2023

Jan. 2023