

Hao-Jyun Liang

[Email](#) | [Linkedin](#) | 0982-955885

EDUCATION

National Yang Ming Chiao Tung University <i>Master of Engineering - Institute of Pioneer Semiconductor Innovation Digital IC Design</i>	Sept. 2025 – Present <i>Hsinchu, Taiwan</i>
National Tsing Hua University <i>Bachelor of Engineering - Electrical Engineering GPA 4.10/4.30 Honor Graduation</i>	Sept. 2021 – Jun. 2024 <i>Hsinchu, Taiwan</i>
National Tsing Hua University <i>Bachelor of Science - Physics Transferred to the Department of Electrical Engineering</i>	Sept. 2020 – Jun. 2021 <i>Hsinchu, Taiwan</i>

WORK EXPERIENCE

Hardware and Algorithm Codevelopment - Affiliate Trainee <i>Accelerated AI Algorithms for Data-Driven Discovery</i> <ul style="list-style-type: none">Optimizing GPU algorithms for particle trajectory reconstruction at the HL-LHC in HEP experiments	Jan. 2025 – Present <i>Washington, U.S.</i>
Graduate Research Assistant <i>National Yang Ming Chiao Tung University Institute of Pioneer Semiconductor Innovation</i> <ul style="list-style-type: none">Intelligent computing, hardware-software co-acceleration and architectural design	Dec. 2024 – Present <i>Hsinchu, Taiwan</i>
AI/Deep Learning Accelerator - Digital Design Intern <i>Acceleration R&D Division Andes Technology Corporation</i> <ul style="list-style-type: none">CPU-related AI and Deep Learning accelerator.	Nov. 2024 – Present <i>Hsinchu, Taiwan</i>
General Physics Experiment Teaching Assistant <i>National Tsing Hua University College of Science</i> <ul style="list-style-type: none">Exams management and demonstrations for general physics experiments.	Sept. 2023 – Jan. 2024 <i>Hsinchu, Taiwan</i>

AWARDS

Certificate of Outstanding Graduate Award <i>National Tsing Hua University</i> <ul style="list-style-type: none">Top eight students in Department of Electrical Engineering at graduation, evidenced by cumulative major GPA	Jun. 2024 <i>Hsinchu, Taiwan</i>
College of Science Elite Student Award <i>National Tsing Hua University College of Science</i> <ul style="list-style-type: none">Top one student in Department of Physics, evidenced by cumulative GPA during an academic year.	Apr. 2021 <i>Hsinchu, Taiwan</i>
Three Presidential Awards <i>National Tsing Hua University</i> <ul style="list-style-type: none">Top 5% students in Department of EE and Physics, evidenced by cumulative GPA during semester.	Sept. 2020 – Jun. 2024 <i>Hsinchu, Taiwan</i>

CERTIFICATES

(ADFP - TSMC 16nm) Cell-Based Digital Chip Design and Implementation <i>Taiwan Semiconductor Research Institute TSRI</i> <ul style="list-style-type: none">Exploring key aspects of digital circuit design, providing a comprehensive overview of the digital design flow.	Sep. 2024 <i>Hsinchu, Taiwan</i>
Building Transformer-Based Natural Language Processing Applications <i>Deep Learning Institute NVIDIA</i> <ul style="list-style-type: none">Successful development of Transformer-based natural language processing applications.	Dec. 2023 <i>Hsinchu, Taiwan</i>

PROJECTS

RISC-V Five-Stage Pipelined Featuring Stall and Forwarding Control Dec. 2023 – Jan. 2024

National Tsing Hua University

Hsinchu, Taiwan

- Stall and forward logic are used to address data and control hazards, reducing NOP insertion by the compiler.
- Quicksort is used to compare CPU performance, showcasing the efficiency of hardware hazard control.

Tunable Bandgap in Bilayer Graphene Dual-Gate FET Implementation Mar. 2023 – Nov. 2023

National Tsing Hua University

Hsinchu, Taiwan

- Bilayer graphene offers a tunable bandgap of up to 250 meV via a real-time external electric field to reduce costs.
- The dual-gate FET was fabricated with PDMS and tested by I-V measurements, showcasing its tunable bandgap.

FPGA-Based Tetris with Basys 3 Artix-7 May. 2023 – Jun. 2023

National Tsing Hua University

Hsinchu, Taiwan

- Classic Tetris gameplay with custom music, elimination effects, and "T-spin" for an enriched user experience.
- Pre-game menu for player settings and main gameplay interface.

High-Speed 128x16-bit ROM Macro with Sub-5ns Access Time Dec. 2022 – Jan. 2023

National Tsing Hua University

Hsinchu, Taiwan

- Pre-sim includes five process corners, and post-sim process at TT 25°C with R-C-CC extraction at CIC 0.18um.
- Focusing on balancing area, timing, with access time and power measured during waveform cycles.

SKILLS

Programming Languages: Verilog, Python, C/C++

Design Tools: VCS, Verdi, SpyGlass, DC, PrimeTime, Hspice, Laker, Innovus, Calibre, Virtuoso, Caliber