

Hao-Chun Liang

[Email](#) | [Linkedin](#) | 0982-955885

EDUCATION

National Yang Ming Chiao Tung University <i>Master of Engineering - Institute of Pioneer Semiconductor Innovation Digital IC Design</i>	Sept. 2025 – Present <i>Hsinchu, Taiwan</i>
National Tsing Hua University <i>Bachelor of Engineering - Electrical Engineering GPA 4.10/4.30 Honor Graduation</i>	Sept. 2021 – Jun. 2024 <i>Hsinchu, Taiwan</i>
National Tsing Hua University <i>Bachelor of Science - Physics Transferred to the Department of Electrical Engineering</i>	Sept. 2020 – Jun. 2021 <i>Hsinchu, Taiwan</i>

WORK EXPERIENCE

Hardware and Algorithm Codevelopment - Affiliate Trainee <i>Accelerated AI Algorithms for Data-Driven Discovery</i>	Jan. 2025 – Present <i>Washington, U.S. (Remote)</i>
Graduate Research Assistant <i>National Yang Ming Chiao Tung University Institute of Pioneer Semiconductor Innovation</i>	Dec. 2024 – Present <i>Hsinchu, Taiwan</i>
AI/Deep Learning Accelerator - Digital Design Intern <i>Acceleration R&D Division Andes Technology Corporation</i>	Nov. 2024 – Present <i>Hsinchu, Taiwan</i>
General Physics Experiment Teaching Assistant <i>National Tsing Hua University College of Science</i>	Sept. 2023 – Jan. 2024 <i>Hsinchu, Taiwan</i>

AWARDS

Certificate of Outstanding Graduate Award (Top 8% of Class) <i>National Tsing Hua University Electrical Engineering</i>	Jun. 2024 <i>Hsinchu, Taiwan</i>
College of Science Elite Student Award (1st Place, Freshman Year) <i>National Tsing Hua University College of Science</i>	Apr. 2021 <i>Hsinchu, Taiwan</i>
Three Presidential Awards (Top 5% Each Semester) <i>National Tsing Hua University</i>	Jun. 2024 <i>Hsinchu, Taiwan</i>
ADFP@TSMC N16 Cell-Based Chip Design Flow <i>Taiwan Semiconductor Research Institute TSRI</i>	Sep. 2024 <i>Hsinchu, Taiwan</i>
Transformer-Based Natural Language Processing <i>Deep Learning Institute NVIDIA</i>	Dec. 2023 <i>Hsinchu, Taiwan</i>

PAPERS

HiGTR: High-Performance FPGA for GNN-Based Track Reconstruction <i>Taiwan and Japan Conference on Circuits and Systems, TJCAS 2025</i>	July. 2025 <i>Second Author</i>
High-Performance FPGA for GNN-Based Track Reconstruction in HEP <i>VLSI Design/CAD Symposium 2025</i>	June. 2025 <i>Second Author</i>

PROJECTS

Data-Driven Code Generation for RTL, C, AsciiDoc <i>Acceleration R&D Division Andes Technology Corporation</i>	Sep. 2025 <i>Hsinchu, Taiwan</i>
RISC-V Five-Stage Pipelined Featuring Stall and Forwarding Control <i>National Tsing Hua University</i>	Jan. 2024 <i>Hsinchu, Taiwan</i>
Tunable Bandgap in Bilayer Graphene Dual-Gate FET Implementation <i>National Tsing Hua University</i>	Nov. 2023 <i>Hsinchu, Taiwan</i>
FPGA-Based Tetris with Basys 3 Artix-7 <i>National Tsing Hua University</i>	Jun. 2023 <i>Hsinchu, Taiwan</i>
High-Speed 128x16-bit ROM Macro with Sub-5ns Access Time <i>National Tsing Hua University</i>	Jan. 2023 <i>Hsinchu, Taiwan</i>

SKILLS

Programming Languages: Verilog, Python, C/C++, Linux, Git

Design Tools: VCS, Verdi, SpyGlass, DC, PrimeTime, Hspice, Laker, Innovus, Calibre, Virtuoso, Caliber