{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":577647926,"defaultBranch":"main","name":"simple_adder","ownerLogin":"npatsiatzis","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2022-12-13T07:58:12.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/15824181?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1670918684.4924428","currentOid":""},"activityList":{"items":[{"before":"9b5133643b6ab5d20217221994ac706b7f590f9f","after":"6339a78311659dea81a049773b81a0f15169a1fe","ref":"refs/heads/main","pushedAt":"2023-10-06T07:26:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Create VerifPlan.md","shortMessageHtmlLink":"Create VerifPlan.md"}},{"before":"b94c42d7aa76c311481a8583d508af77383ee806","after":"9b5133643b6ab5d20217221994ac706b7f590f9f","ref":"refs/heads/main","pushedAt":"2023-10-06T06:31:46.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Update Specification.md","shortMessageHtmlLink":"Update Specification.md"}},{"before":"1d713958fbceae8bf8b4fec26d7198eb671e4cc0","after":"b94c42d7aa76c311481a8583d508af77383ee806","ref":"refs/heads/main","pushedAt":"2023-10-06T06:29:19.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Create Specification.md","shortMessageHtmlLink":"Create Specification.md"}},{"before":"fbb92aec62d647d54cf49dbb35fbf7d637a07ce8","after":"1d713958fbceae8bf8b4fec26d7198eb671e4cc0","ref":"refs/heads/main","pushedAt":"2023-10-01T14:57:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Create LICENSE","shortMessageHtmlLink":"Create LICENSE"}},{"before":"5e01563df77f9011081b9fb9811796b530b98353","after":"fbb92aec62d647d54cf49dbb35fbf7d637a07ce8","ref":"refs/heads/main","pushedAt":"2023-09-29T16:42:03.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"updated VerifPlan with information regarding code coverage","shortMessageHtmlLink":"updated VerifPlan with information regarding code coverage"}},{"before":"5d285115e206381b31f939196b812639fb9bb6fb","after":"5e01563df77f9011081b9fb9811796b530b98353","ref":"refs/heads/main","pushedAt":"2023-09-29T14:11:59.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"updated VerifPlan with information regarding code coverage","shortMessageHtmlLink":"updated VerifPlan with information regarding code coverage"}},{"before":"14171b553815732948ecde83d56950b1329dd349","after":"5d285115e206381b31f939196b812639fb9bb6fb","ref":"refs/heads/main","pushedAt":"2023-09-29T14:04:43.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"added code (statement,branch,FSM,assertion) coverage + functional coverage reports from running the UVM tb in EDA playground with Aldec Riviera Pro simulator","shortMessageHtmlLink":"added code (statement,branch,FSM,assertion) coverage + functional cov…"}},{"before":"b9155f7712b5a1186e469ff3e0c477272cd16df8","after":"14171b553815732948ecde83d56950b1329dd349","ref":"refs/heads/main","pushedAt":"2023-09-28T20:56:46.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"added scripts to create the 32-bit environment that is required in order to run cocotb with a 32-bit simulator (Modelsim Intel FPGA starter Edition)","shortMessageHtmlLink":"added scripts to create the 32-bit environment that is required in or…"}},{"before":"3480d31d937b71ae94f98e1e61f161fd3f3917dd","after":"b9155f7712b5a1186e469ff3e0c477272cd16df8","ref":"refs/heads/main","pushedAt":"2023-09-26T07:20:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"inlcuded one missing library from utils","shortMessageHtmlLink":"inlcuded one missing library from utils"}},{"before":"c68e6af14facdcc15107a2c5930d87f78b13fdf9","after":"3480d31d937b71ae94f98e1e61f161fd3f3917dd","ref":"refs/heads/main","pushedAt":"2023-09-26T05:41:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"added a brief Verification Plan document","shortMessageHtmlLink":"added a brief Verification Plan document"}},{"before":"883b5b49c7fca4ef97b579f22e5e1af33cabf8e7","after":"c68e6af14facdcc15107a2c5930d87f78b13fdf9","ref":"refs/heads/main","pushedAt":"2023-09-26T05:38:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"added more assertions in the pyuvm tb","shortMessageHtmlLink":"added more assertions in the pyuvm tb"}},{"before":"b3c266949fb2e90243b4758ef993e56dd132332f","after":"883b5b49c7fca4ef97b579f22e5e1af33cabf8e7","ref":"refs/heads/main","pushedAt":"2023-09-23T15:14:37.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"added utility for checking assertion in pyuvm tb","shortMessageHtmlLink":"added utility for checking assertion in pyuvm tb"}},{"before":"e7916c0266b8721f306db91c08f7b794aef9425e","after":"b3c266949fb2e90243b4758ef993e56dd132332f","ref":"refs/heads/main","pushedAt":"2023-09-23T10:08:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"initial example of suing CoverCheck to provide a Python-based assertion functionality (immediate & concurrent) for RTL simulation","shortMessageHtmlLink":"initial example of suing CoverCheck to provide a Python-based asserti…"}},{"before":"d3ee4531f59040522e8fe5d01d7e81a08c7a013e","after":"e7916c0266b8721f306db91c08f7b794aef9425e","ref":"refs/heads/main","pushedAt":"2023-09-21T10:31:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"separated the SVA properties from the RTL and now use bind to connect them","shortMessageHtmlLink":"separated the SVA properties from the RTL and now use bind to connect…"}},{"before":"368330e09a3109209167a8bf8fd83acfdc3cfdb7","after":"d3ee4531f59040522e8fe5d01d7e81a08c7a013e","ref":"refs/heads/main","pushedAt":"2023-09-18T10:36:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"updated the verilator tb to cover the cross product of the input space more efficiently","shortMessageHtmlLink":"updated the verilator tb to cover the cross product of the input spac…"}},{"before":"9271b390ef58e42d495e2d0088c9ffc0a644ee59","after":"368330e09a3109209167a8bf8fd83acfdc3cfdb7","ref":"refs/heads/main","pushedAt":"2023-09-18T10:33:07.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"updated the verilator tb to cover the cross product of the input space more efficiently","shortMessageHtmlLink":"updated the verilator tb to cover the cross product of the input spac…"}},{"before":"cac66f8ff309a880670b61d803939f1add411ae2","after":"9271b390ef58e42d495e2d0088c9ffc0a644ee59","ref":"refs/heads/main","pushedAt":"2023-09-18T07:48:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"added SVA assertions and cover statements to be executed dynamically in Verilator tb as well as extended that tb to cover the the cross product of A and B inputs to the adder","shortMessageHtmlLink":"added SVA assertions and cover statements to be executed dynamically …"}},{"before":"8409bba69cec048a1726439176e2ba536e829f4a","after":"cac66f8ff309a880670b61d803939f1add411ae2","ref":"refs/heads/main","pushedAt":"2023-09-16T14:28:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"updated README file","shortMessageHtmlLink":"updated README file"}},{"before":"93062ec52e9488700666dbfd9e0bb48d88451bc7","after":"8409bba69cec048a1726439176e2ba536e829f4a","ref":"refs/heads/main","pushedAt":"2023-09-14T04:45:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"added the option of using Icarus Verilog apart from GHDL for the pyuvm test","shortMessageHtmlLink":"added the option of using Icarus Verilog apart from GHDL for the pyuv…"}},{"before":"14c0e2800d5d2143efb31484f0532cacd83427b0","after":"93062ec52e9488700666dbfd9e0bb48d88451bc7","ref":"refs/heads/main","pushedAt":"2023-09-07T17:01:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"modified verilator tb due to changing the capitalization of parameter names in sv files","shortMessageHtmlLink":"modified verilator tb due to changing the capitalization of parameter…"}},{"before":"019e141da83054973ee2520524b7de280a502947","after":"14c0e2800d5d2143efb31484f0532cacd83427b0","ref":"refs/heads/main","pushedAt":"2023-09-07T08:40:35.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"edited pyuvm Makefile to add a simulation option with Icarus Verilog apart from GHDL","shortMessageHtmlLink":"edited pyuvm Makefile to add a simulation option with Icarus Verilog …"}},{"before":"b45b24c84f27870348bb9de8fc38ba0e3aea4102","after":"019e141da83054973ee2520524b7de280a502947","ref":"refs/heads/main","pushedAt":"2023-09-06T18:35:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"extended cocotb tb to testing using Icarus Verilog in addition to GHDL","shortMessageHtmlLink":"extended cocotb tb to testing using Icarus Verilog in addition to GHDL"}},{"before":"da95ebc56a03bd423ea59f1242f55f4522a398ab","after":"b45b24c84f27870348bb9de8fc38ba0e3aea4102","ref":"refs/heads/main","pushedAt":"2023-09-05T17:53:18.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"updated README files to render the gh action badges","shortMessageHtmlLink":"updated README files to render the gh action badges"}},{"before":"372cfffdf43908a37f83720fe5dff85a502c0247","after":"da95ebc56a03bd423ea59f1242f55f4522a398ab","ref":"refs/heads/main","pushedAt":"2023-09-05T17:48:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Update verilator_regression.yml","shortMessageHtmlLink":"Update verilator_regression.yml"}},{"before":"330c13f59af7191101900fc6601808421680a734","after":"372cfffdf43908a37f83720fe5dff85a502c0247","ref":"refs/heads/main","pushedAt":"2023-09-05T17:45:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Update verilator_regression.yml","shortMessageHtmlLink":"Update verilator_regression.yml"}},{"before":"013fe255a21057a115793e321ece4e4fbcc2c64a","after":"330c13f59af7191101900fc6601808421680a734","ref":"refs/heads/main","pushedAt":"2023-09-05T17:38:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Update verilator_regression.yml","shortMessageHtmlLink":"Update verilator_regression.yml"}},{"before":"00df49e8d89b1079e83926967dd0150f39ab6e37","after":"013fe255a21057a115793e321ece4e4fbcc2c64a","ref":"refs/heads/main","pushedAt":"2023-09-05T17:32:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"added build.sh","shortMessageHtmlLink":"added build.sh"}},{"before":"aa03ff75b5491df499ac83494188c12071b5043b","after":"00df49e8d89b1079e83926967dd0150f39ab6e37","ref":"refs/heads/main","pushedAt":"2023-09-05T17:23:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Update verilator_regression.yml","shortMessageHtmlLink":"Update verilator_regression.yml"}},{"before":"ca37dbf149b300387c6868de5b18b71cabd0f1aa","after":"aa03ff75b5491df499ac83494188c12071b5043b","ref":"refs/heads/main","pushedAt":"2023-09-05T17:20:22.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Update verilator_regression.yml","shortMessageHtmlLink":"Update verilator_regression.yml"}},{"before":"f1dd0e5ae66d63ae560def1079859b270f25f41b","after":"ca37dbf149b300387c6868de5b18b71cabd0f1aa","ref":"refs/heads/main","pushedAt":"2023-09-05T17:13:59.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"npatsiatzis","name":null,"path":"/npatsiatzis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15824181?s=80&v=4"},"commit":{"message":"Update verilator_regression.yml","shortMessageHtmlLink":"Update verilator_regression.yml"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADkND8CQA","startCursor":null,"endCursor":null}},"title":"Activity · npatsiatzis/simple_adder"}