SUBJECT: DEFINITIONS PERTINENT TO I-BOX

The following areas were also described by Dr. Blaauw during the meeting on December 2, 1957

a.) The instruction STORE INSTRUCTION COUNTER: Though a half-word instruction it must be followed by a conditional branch, or else the Invalid OP code indicator is turned on. The storing action is contingent on whether the branch of the succeeding instruction is successful.

b.) STORE ADDRESS: Store value field of I in a part of word addressed by Operand Address. The amount of value field used (18, 19 or 24 bits) is determined by the type of instruction which is at the OP AD.

c.) MODIFICATION PROCEDURE: The full 24 bits of the value field is NOT used unconditionally in every modification. The part of the V-field used is dependent on the type of instruction being modified. OP CODES ARE NOT MODIFIED: ONLY THE A FIELD.

d.) In GEOMETRIC instructions, all bits in the A field are useful. Under the current memory assignments, memory addresses 48, 64, and 65 must be geometrically addressable as "pseudo" index registers for Refill Geometric and Load Geometric. They are "pseudo" because they are not treated as normal index registers in other respects.

R. R. Shively

RRS/emb

12/3/57