Meeting with Stretch Committee at Los Alamos
Oct 17, '58

Topics to be covered

Lagnese - F. Johnston
Worlton - H.G.K.
gotti -
Carter -
Carlson -
Mrs. Fan -
Wells -

1. Progress Report on Data Flow Model
2. Instruction Changes
   - augments, compare range
3. VFL ~~d~~ with done in FLPH with unit. (48 bit bus on Mpy & Div)
4. Planning configuration letter to W.B.S.
5. Westinghouse Proposal
6. 709 Transistorized BMEWS
7. Test Prob schedule
8. Punch questions
9. ½ μs + 2 μs mem
9. Real time clock

no indication on offset 20

Test Prob. (Woods, Frank, Lagnese)

- if answer is way off - debug part of machine
- if small difference how

- A large no. of probs with known answers
  (debug small pieces
  question of legal time measurement

- Total times for mixture of ops.

CASL must be protected against - call 1 yr from now but don't spec it

→ question of testing with + without enables
& interrupts

have started series of probs
are waiting for STRAP

must wait about 1 month for schedule — ← remind

Punch questions:

1. necessity of punch on-line,
used for calling cards — — can type out - paper type

don't feel as though that will much on-line use
— exchange multiprog off-line —

200 cpm is slow for STRETCH — off line punching
is probably called for.

speed up is more for off-line equip
also tapes ~~are~~ can be used,

factor of 10 slower on 704 — would remove all tapes
" 10 faster " " could

q: #55 bit in Transmit full — half full set,
q: Tmt block of bits

q. — remind on fetch of vector from X-reg.

Br I #29 invert or set zero,
why 0 & 1 as is are they backwards,

q. on branch rel. (skip rel. — not really written correctly)
L+1 to: [illegible] op?
Br rel in interrupt table.

also good for relocatable progs. (but assembly

q. what about BRel -1 (to self) what happens?

j: good use for set + wait can't fa

q. Ld indirect, execute, ex. ind
taking several milisecs
might be stuck & might not eg. 20,000 steps
how does one investigate?
what if one is disabled? how ever get out

q: by bit 63 how do
are any indicators turned on if one stores into
a calls from a non existant word a bit.

q: break points — imp. for non-monitor operation

- particularly in case of debugging in shortest time
— address high order bit, — no. of calendar days is only imp. case.

symbolic debugging replaces some of this — on machine.

Q: When in address 8 different from neg. STO root to acc. does sign go to sign bit & neg.

Q: what about root in acc & mem?

A: [e | f] to sep integ. & fract. part.

add 48,0
Sto L0,

Load (e=20, M)
Fl Add (e=48, m=0)
Sto L0 neg 8

Should give in acc e=0
m = fract part of M

should reverse sign in sign bit neg.

does add 0 to shift as assumed

---

Unit busy
dead time