
from E. Block
July 2 58

1. Fetch byte
2. put in reg, (working reg in FP unit) in High order,
3. shift 8 pos,
4. Takes 6 cycles,
5. Same for MPTER from CD 6 cycles,
6. High Speed Mpy X cycles.
   returns in format.



12+X cycles fixed time

Progdmng.

VFL load (acc) n/8 cycles
FP Store 1 cycle. = possible mem conflict.
VFL load (mem) m/8 cycles.
FP Mpy X cycles

total $\frac{n+m}{8}+1$ +X cycles variable time

Time diff = $\frac{n+m}{8}+1-12$ crossover at 14 bits ??

$0 = \frac{n}{4} - 11$ $n = 44$ bits

$\frac{14}{4} - 12 + X = 0$

$3.5 - 12 + X = 0$

$X = 8.5$??

Wallenski Sweeney Brooks
Foss Kalaby Blaauw

meeting on changes – Format, etc.

Tr count now ~162,000.

want to get below 150,000.

remember Wallenski Proposal ~1200. 411 & 415

Decimal arith	144 Trs.	
P	300	Carter's Est
Geo Inst.	750	

Inst Auth:	– possible DB? P? Refill?	1216 ops 512
Conn:		
I/O:		
TNT:	Transmit half words only?, control wd?	
Sto IC + Br:		272
Br. on Bit:		8
Fl Pt:	Store with Boolean	256
Misc:		16
Dir. Ind.:	{ reduce I, reduce ops. { reduce A	16
Imm. Ind:		16
C + Br:	Tight would like full I field	16
Ind Br:	reduce IND field?	256
Control wds		

question of function.

Decision: We will design machine as is, but will discuss engineering considerations as they come up.