

Nicholas Pitsakis
Checkpoint 1 Report

1. WorkDivision: I am working by myself, so all of the work will be done by me.
2. WeeklyLog:

09/21/2026-09/28/2026: I've been studying Verilog and how to use Vivado. Also looking into how to upload to the Xilinx device.

09/29/2026: I started design by going through components (PC, Instruction Memory, Data Memory, ALUs, etc) and writing out in plain english what they do and how I think they'll be implemented in Verilog at high level (ex. PC takes an input wire, stores it in an internal register, and passes it along to an output wire, ALU is a case-statement that decodes the value from the input ALUOp wire and decides which operation to perform on the input data, then this result is passed to an output wire).

10/01/2026: Started writing the simplest components in Verilog (PC and Instruction Memory).

3. SourceCode: https://github.com/npitsaki/proj1_490/tree/main/SourceCode