



# MT793X IoT SDK for GDMA

## User Guide

Version: 1.0  
Release date: 2021-07-01

Use of this document and any information contained therein is subject to the terms and conditions set forth in [Exhibit 1](#). This document is subject to change without notice.

## Version History

---

Version	Date	Description
0.1	2021-01-04	Initial draft

## Table of Contents

<b>Version History .....</b>	<b>2</b>
<b>Table of Contents .....</b>	<b>3</b>
<b>1 Overview .....</b>	<b>5</b>
<b>2 Instruction .....</b>	<b>6</b>
2.1 DMA Concept .....	6
2.2 DMA Efficiency .....	6
2.3 Architecture Diagram .....	6
<b>3 Feature .....</b>	<b>7</b>
3.1 Working Diagram .....	7
3.2 Ring Buffer and Double Buffer .....	8
3.3 Limiter .....	8
3.4 Fixed Address .....	9
3.5 Address Alignment .....	9
<b>4 Programming Guide .....</b>	<b>10</b>
4.1 Polling Mode .....	10
4.2 Interrupt Mode .....	10
4.3 GDMA APIs List .....	11
4.4 Programming sequence .....	11
4.5 Config .....	12
<b>5 Register Map .....</b>	<b>13</b>
<b>Exhibit 1 Terms and Conditions .....</b>	<b>64</b>

## List of Figures

Figure 1. GDMA Architecture Diagram .....	6
Figure 2. GDMA Working Diagram .....	7
Figure 3. Ring Buffer/Double Buffer .....	8
Figure 4. Limiter .....	9
Figure 5. Fixed Address .....	9
Figure 6. Polling Mode .....	10
Figure 7. Interrupt Mode .....	10
Figure 8. Config .....	12

## List of Tables

Table 1. API List .....	11
-------------------------	----

Mediatek Confidential

## 1 Overview

---

This document introduces the hardware and software features of GDMA, and provides a GDMA programming guide.

Mediatek Confidential

## 2 Instruction

### 2.1 DMA Concept

Direct Memory Access (DMA) is the operation in which data is directly copied (transported) from one resource to another resource, for example DRAM, in a computer system without the involvement of the CPU.

### 2.2 DMA Efficiency

DMA requires internal buffer to make data transfer smoothly.  
The minimum size of transfer data is 1 byte.

### 2.3 Architecture Diagram




Figure 1. GDMA Architecture Diagram


### 3 Feature

#### 3.1 Block Diagram

Slave X and Slave Y may be DRAM or SRAM.

GDMA can work in polling mode or interrupt mode.


Data is transferred in AXI bus.



X can equal Y or not equal Y

**Figure 2. GDMA Block Diagram**

### 3.2 Ring Buffer and Double Buffer



**Figure 3. Ring Buffer/Double Buffer**

There is only one interrupt signal sent out when all data transfers are done in the ring buffer and double buffer mode.

### 3.3 Limiter

The limiter improves bus usage and ensures not too many bus resources are occupied by DMA to avoid damaging the performance of other tasks, especially real-time tasks.

The transaction is issued with delay for a pre-configured cycle period. This does not affect the clock frequency of GDMA.

The period is from 0 to 1023 clock cycles. The slow-down counter only slows down the read transaction, and does not affect the write transaction. This way, the overall throughput is reduced.

SLOW\_EN (CQ\_DMA+0x0018)[2] is the enable bit of bandwidth limiter function and SLOW\_CNT (CQ\_DMA+0x0018)[14:5] is the delay cycle period.






Figure 4. Limiter

### 3.4 Fixed Address

Both the source address and destination address support the fixed mode.




Figure 5. Fixed Address

### 3.5 Address Alignment

The source and destination addresses can be any byte alignment. This address is changed after each bus transaction. However, when `RADDR_FIX_EN = 1`, `src_addr` must be 8-byte aligned. When `FIX_EN = 1`, `SRC_ADDR` is treated as `FIX_PATTERN`.

## 4 Programming Guide

### 4.1 Polling Mode




Figure 6. Polling Mode

### 4.2 Interrupt Mode




Figure 7. Interrupt Mode

### 4.3 GDMA APIs List

*Table 1. API List*

NUM	APIs list
1	hal_gdma_status_t hal_gdma_init(hal_gdma_channel_t channel)
2	hal_gdma_status_t hal_gdma_deinit(hal_gdma_channel_t channel)
3	hal_gdma_status_t hal_gdma_start_polling(hal_gdma_channel_t channel, uint32_t destination_address, uint32_t source_address, uint32_t data_length)
4	hal_gdma_status_t hal_gdma_start_interrupt(hal_gdma_channel_t channel, uint32_t destination_address, uint32_t source_address, uint32_t data_length)
5	hal_gdma_status_t hal_gdma_stop(hal_gdma_channel_t channel)
6	hal_gdma_status_t hal_gdma_register_callback(hal_gdma_channel_t channel, hal_gdma_callback_t callback, void *user_data)
7	hal_gdma_status_t hal_gdma_get_running_status(hal_gdma_channel_t channel, hal_gdma_running_status_t *running_status)

### 4.4 Programming Sequence

- Set source and destination addresses in **GDMA\_SRC** and **GDMA\_DES**.
- Select the burst, bus size or interrupt option in **GDMA\_CON**.
- Set transfer times in **GDMA\_COUNT**.
- Set **GDMA\_START** to 1 to start this channel. Set **GDMA\_START** to 0 to stop the DMA action.
- Note: The configurations in the above 4 steps are logged into DMA state machine ONLY when **GDMA\_START** is set from 0 to 1.
- When transaction is over, the processor should receive an interrupt. If the interrupt is not enabled, the processor can poll status in global status. For more details, **GDMA\_RLCT** shows how many transfers are left.

## 4.5 Configuration

Path:

project\<borad>\apps\<application>\inc\ hal\_feature\_config.h

```

/*****
* module ON or OFF feature option,only option in this temple
*****/

// #define HAL_ACCDET_MODULE_ENABLED
#define HAL_ADC_MODULE_ENABLED
#define HAL_AES_MODULE_ENABLED
// #define HAL_AUDIO_MODULE_ENABLED
#define HAL_CACHE_MODULE_ENABLED
#define HAL_DES_MODULE_ENABLED
#define HAL_EINT_MODULE_ENABLED
#define HAL_FLASH_MODULE_ENABLED
#define HAL_GDMA_MODULE_ENABLED
#define HAL_GPC_MODULE_ENABLED
#define HAL_GPIO_MODULE_ENABLED
#define HAL_GPT_MODULE_ENABLED
#define HAL_I2C_MASTER_MODULE_ENABLED
#define HAL_I2S_MODULE_ENABLED
#define HAL_IRRX_MODULE_ENABLED
#define HAL_IRTX_MODULE_ENABLED
// #define HAL_ISINK_MODULE_ENABLED
// #define HAL_KEYPAD_MODULE_ENABLED

```

**Figure 8.Configuration**

## 5 Register Map

Module name: CQ\_DMA Base address: (+0x34408000)

Address	Name	Width	Register Function
34408000	<u>CQ_DMA_G_DMA_0_INT_FLAG</u>	32	General DMA Interrupt Flag Register
34408004	<u>CQ_DMA_G_DMA_0_INT_EN</u>	32	General DMA Interrupt Enable Register
34408008	<u>CQ_DMA_G_DMA_0_EN</u>	32	General DMA Enable Register
3440800C	<u>CQ_DMA_G_DMA_0_RST</u>	32	General DMA Reset Register
34408010	<u>CQ_DMA_G_DMA_0_STOP</u>	32	General DMA Stop Register
34408014	<u>CQ_DMA_G_DMA_0_FLUSH</u>	32	General DMA Flush Register
34408018	<u>CQ_DMA_G_DMA_0_CON</u>	32	General DMA Control Register
3440801C	<u>CQ_DMA_G_DMA_0_SRC_ADDR</u>	32	General DMA Source Address Register
34408020	<u>CQ_DMA_G_DMA_0_DST_ADDR</u>	32	General DMA Destination Address Register
34408024	<u>CQ_DMA_G_DMA_0_LEN1</u>	32	General DMA Transfer Length 1 Register
34408028	<u>CQ_DMA_G_DMA_0_LEN2</u>	32	General DMA Transfer Length 2 Register
3440802C	<u>CQ_DMA_G_DMA_0_JUMP_ADDR</u>	32	General DMA Jump Address Register
34408030	<u>CQ_DMA_G_DMA_0_INT_BUFFER_SIZE</u>	32	General DMA Internal Buffer Size Register
34408034	<u>CQ_DMA_G_DMA_0_CONNECT</u>	32	General DMA Connect Register
34408038	<u>CQ_DMA_G_DMA_0_AXI_ATTR</u>	32	General DMA AXI Attribute Register
3440803C	<u>CQ_DMA_G_DMA_0_SEC_EN</u>	32	General DMA Security Enable Register
34408040	<u>CQ_DMA_G_DMA_0_APB_LATADDR</u>	32	General DMA Security Latch Address Register
34408044	<u>CQ_DMA_G_DMA_0_ABORT</u>	32	General DMA Security Abort Register
34408048	<u>CQ_DMA_G_DMA_0_DCM_EN</u>	32	General DMA HW DCM Enable
34408050	<u>CQ_DMA_G_DMA_0_DEBUG</u>	32	General DMA Debug
34408060	<u>CQ_DMA_G_DMA_0_SRC_ADDR2</u>	32	General DMA Source Address Register
34408064	<u>CQ_DMA_G_DMA_0_DST_ADDR2</u>	32	General DMA Destination Address Register
34408068	<u>CQ_DMA_G_DMA_0_JUMP_ADDR2</u>	32	General DMA Jump Address Register

34408080	<u>CQ DMA G DMA 1 INT F LAG</u>	32	General DMA Interrupt Flag Register
34408084	<u>CQ DMA G DMA 1 INT E N</u>	32	General DMA Interrupt Enable Register
34408088	<u>CQ DMA G DMA 1 EN</u>	32	General DMA Enable Register
3440808C	<u>CQ DMA G DMA 1 RST</u>	32	General DMA Reset Register
34408090	<u>CQ DMA G DMA 1 STOP</u>	32	General DMA Stop Register
34408094	<u>CQ DMA G DMA 1 FLUS H</u>	32	General DMA Flush Register
34408098	<u>CQ DMA G DMA 1 CON</u>	32	General DMA Control Register
3440809C	<u>CQ DMA G DMA 1 SRC ADDR</u>	32	General DMA Source Address Register
344080A0	<u>CQ DMA G DMA 1 DST ADDR</u>	32	General DMA Destination Address Register
344080A4	<u>CQ DMA G DMA 1 LEN1</u>	32	General DMA Transfer Length 1 Register
344080A8	<u>CQ DMA G DMA 1 LEN2</u>	32	General DMA Transfer Length 2 Register
344080AC	<u>CQ DMA G DMA 1 JUMP ADDR</u>	32	General DMA Jump Address Register
344080B0	<u>CQ DMA G DMA 1 INT B UF SIZE</u>	32	General DMA Internal Buffer Size Register
344080B4	<u>CQ DMA G DMA 1 CONN ECT</u>	32	General DMA Connect Register
344080B8	<u>CQ DMA G DMA 1 AXIAT TR</u>	32	General DMA AXI Attribute Register
344080BC	<u>CQ DMA G DMA 1 SEC E N</u>	32	General DMA Security Enable Register
344080C0	<u>CQ DMA G DMA 1 APB LATADDR</u>	32	General DMA Security Latch Address Register
344080C4	<u>CQ DMA G DMA 1 ABOR T</u>	32	General DMA Security Abort Register
344080C8	<u>CQ DMA G DMA 1 DCM EN</u>	32	General DMA HW DCM Enable
344080D0	<u>CQ DMA G DMA 1 DEBU G</u>	32	General DMA Debug
344080E0	<u>CQ DMA G DMA 1 SRC ADDR2</u>	32	General DMA Source Address Register
344080E4	<u>CQ DMA G DMA 1 DST ADDR2</u>	32	General DMA Destination Address Register
344080E8	<u>CQ DMA G DMA 1 JUMP ADDR2</u>	32	General DMA Jump Address Register
34408100	<u>CQ DMA G DMA 2 INT F LAG</u>	32	General DMA Interrupt Flag Register
34408104	<u>CQ DMA G DMA 2 INT E N</u>	32	General DMA Interrupt Enable Register
34408108	<u>CQ DMA G DMA 2 EN</u>	32	General DMA Enable Register
3440810C	<u>CQ DMA G DMA 2 RST</u>	32	General DMA Reset Register

34408110	<u>CQ_DMA_G_DMA_2_STOP</u>	32	General DMA Stop Register
34408114	<u>CQ_DMA_G_DMA_2_FLUSH</u>	32	General DMA Flush Register
34408118	<u>CQ_DMA_G_DMA_2_CON</u>	32	General DMA Control Register
3440811C	<u>CQ_DMA_G_DMA_2_SRC_ADDR</u>	32	General DMA Source Address Register
34408120	<u>CQ_DMA_G_DMA_2_DST_ADDR</u>	32	General DMA Destination Address Register
34408124	<u>CQ_DMA_G_DMA_2_LEN1</u>	32	General DMA Transfer Length 1 Register
34408128	<u>CQ_DMA_G_DMA_2_LEN2</u>	32	General DMA Transfer Length 2 Register
3440812C	<u>CQ_DMA_G_DMA_2_JUMP_ADDR</u>	32	General DMA Jump Address Register
34408130	<u>CQ_DMA_G_DMA_2_INT_BUFFER_SIZE</u>	32	General DMA Internal Buffer Size Register
34408134	<u>CQ_DMA_G_DMA_2_CONNECT</u>	32	General DMA Connect Register
34408138	<u>CQ_DMA_G_DMA_2_AXI_ATTR</u>	32	General DMA AXI Attribute Register
3440813C	<u>CQ_DMA_G_DMA_2_SECURITY_ENABLE</u>	32	General DMA Security Enable Register
34408140	<u>CQ_DMA_G_DMA_2_SECURITY_LATCH_ADDR</u>	32	General DMA Security Latch Address Register
34408144	<u>CQ_DMA_G_DMA_2_SECURITY_ABORT</u>	32	General DMA Security Abort Register
34408148	<u>CQ_DMA_G_DMA_2_DCM_ENABLE</u>	32	General DMA HW DCM Enable
34408150	<u>CQ_DMA_G_DMA_2_DEBUG</u>	32	General DMA Debug
34408160	<u>CQ_DMA_G_DMA_2_SRC_ADDR2</u>	32	General DMA Source Address Register
34408164	<u>CQ_DMA_G_DMA_2_DST_ADDR2</u>	32	General DMA Destination Address Register
34408168	<u>CQ_DMA_G_DMA_2_JUMP_ADDR2</u>	32	General DMA Jump Address Register

**34408000** CQ\_DMA\_G\_DMA\_0\_INTERRUPT\_FLAG General DMA Interrupt Flag Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG

Type																RW
Reset																0

Bit(s)	Name	Description
0	FLAG	<p><b>This flag will be raised when DMA is finished.</b></p> <p>Write 0 to clear it.</p> <ol style="list-style-type: none"> <li>When normal operation is done, EN will be set from 1 to 0, and the interrupt flag will be set to 1.</li> <li>Set STOP=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.</li> <li>Set FLUSH=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.</li> <li>Set WARM_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.</li> <li>Set HARD_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.</li> </ol>

**34408004 CQ\_DMA\_G\_DMA\_0\_INT\_EN General DMA Interrupt Enable Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Type																RW
Reset																0

Bit(s)	Name	Description
0	INTEN	<p><b>Controls interrupt enable</b></p> <p>Only when this bit is set to 1 will the interrupt be sent to CPU to receive this interrupt. However, even without this bit set to 1, the flag can still be set to 1 when DMA is finished.</p> <p>0: Disable</p> <p>1: Enable</p>



Bit(s)	Name	Description
--------	------	-------------

**34408008 CQ\_DMA\_G\_DMA\_0\_EN General DMA Enable Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
--------	------	-------------

0 EN

**Enables general DMA**

Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset.

0: Disable

1: Enable

**3440800C CQ\_DMA\_G\_DMA\_0\_RST General DMA Reset Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW

Reset																0	0
-------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	---

Bit(s)	Name	Description
1	HARD_RST	<b>General DMA hard reset (regardless of the current transaction)</b>  SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.  0: Disable  1: Enable
0	WARM_RST	<b>General DMA warm reset (after the current transaction)</b>  SW sets WARM_RST to 1 and waits for EN to be 0, and HW auto sets WARM_RST back to 0 to finish the reset mechanism.  0: Disable  1: Enable

**34408010 CQ\_DMA\_G\_DMA\_0\_STOP General DMA Stop Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	PAUSE	<b>Pauses general DMA</b>  Set PAUSE to 1 to pause DMA and back to 0 to resume DMA.  0: Disable  1: Enable
0	STOP	<b>Stops general DMA</b>  Set STOP to 1 to stop DMA and wait for EN to become 0 then set STOP back to 0 to finish the stop mechanism.

Bit(s)	Name	Description
		When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA.
		0: Disable
		1: Enable

**34408014 CQ\_DMA\_G\_DMA\_0\_FLUSH General DMA Flush Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	<b>Flushes general DMA</b>  Set FLUSH to 1 to stop DMA and allow DMA to flush its internal buffer residual data to the outer memory. After flush is finished, DMA will set EN to 0 to stop DMA. There may still be data not transferred (len may not be 0 after EN = 0).  SW sets FLUSH to 1 and waits for EN to become 0 then set FLUSH back to 0 to finish the flush mechanism.  Note: STOP and FLUSH cannot be set to 1 in the same operation.  0: Disable  1: Enable

**34408018 CQ\_DMA\_G\_DMA\_0\_CON General DMA Control Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			RSIZE				WSIZE					WRAP_SEL		BURST_LEN		

Type			RW				RW					RW		RW		
Reset			0	0			0	0				0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WRAP_EN	SLOW_CNT										RADDR_FIX_EN	WADDR_FIX_EN	SLOW_EN	FIX_EN	
Type	RW	RW										RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
29:28	RSIZE	<b>General DMA read size</b> Only valid when RADDR_FIX_EN = 1. 0: Transaction size is 1 byte. 1: Transaction size is 2 bytes. 2: Transaction size is 4 bytes. 3: Transaction size is 1 byte.
25:24	WSIZE	<b>General DMA write size</b> Only valid when WADDR_FIX_EN = 1. 0: Transaction size is 1 byte. 1: Transaction size is 2 bytes. 2: Transaction size is 4 bytes. 3: Transaction size is 1 byte.
20	WRAP_SEL	<b>Selects general DMA wrap</b> 0: Read pointer (source) 1: Write pointer (destination)
18:16	BURST_LEN	<b>General DMA burst length</b> Valid value: 0~7. The best case is to set it to 3 (4-8). 0: 1-8 1: 2-8 2: 3-8 3: 4-8 4: 5-8 5: 6-8

Bit(s)	Name	Description
		6: 7-8
		7: 7-8
15	WRAP_EN	<p><b>Enables general DMA wrap or double buffer</b></p> <p>Its priority is higher than RADDR_FIX_EN or WADDR_FIX_EN. If WRAP_EN=1 and WRAP_SEL=1, WADDR_FIX_EN will have no function. Likewise, if WRAP_EN=1 and WRAP_SEL=0, RADDR_FIX_EN will have no function. When FIX_EN=1 and WRAP_EN=1, WRAP_SEL can only be set to 1. The read side cannot be set to wrap.</p> <p>0: Disable</p> <p>1: Enable</p>
14:5	SLOW_CNT	<p><b>General DMA slow-down counter</b></p> <p>Only slows down the read side; the overall throughput will also be reduced. Supports up to 1,023 cycles.</p> <p>0: 0 cycle</p> <p>1: 1 cycle</p>
4	RADDR_FIX_EN	<p><b>General DMA fixed read address</b></p> <p>When FIX_EN=1 or "WRAP_EN=1 and WRAP_SEL=0", this bit will not function. When this function is enabled, note the following limits on DMA:</p> <ol style="list-style-type: none"> <li>1. src_addr must be 8-byte aligned.</li> <li>2. The read transaction size depends on RSIZE.</li> <li>3. The burst length is always single.</li> <li>4. dst_addr must not be at EMI.</li> </ol> <p>0: Not fixed</p> <p>1: Fixed</p>
3	WADDR_FIX_EN	<p><b>General DMA fixed write address</b></p> <p>When "WRAP_EN=1 and WRAP_SEL=1", this bit will not function. When this function is enabled, note the following limits on DMA:</p> <ol style="list-style-type: none"> <li>1. dst_addr must be 8-byte aligned.</li> <li>2. The write transaction size depends on WSIZE.</li> <li>3. The burst length is always single.</li> <li>4. dst_addr must not be at EMI.</li> </ol> <p>0: Not fixed</p> <p>1: Fixed</p>
2	SLOW_EN	<p><b>Enables general DMA slow-down</b></p>

Bit(s)	Name	Description
		0: Disable
		1: Enable
1	FIX_EN	<b>General DMA repeat inserting fixed pattern</b> Its priority is higher than RADDR_FIX_EN, i.e. when FIX_EN=1, RADDR_FIX_EN will be ignored. 0: Not use fixed pattern 1: Use fixed pattern

**3440801C CQ\_DMA\_G\_DMA\_0\_SRC\_AD** General DMA Source Address Register **00000000**  
**DR**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SRC_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SRC_ADDR	<b>General DMA source address</b> Can be any byte alignment. This address will be changed after each bus transaction. However, when RADDR_FIX_EN = 1, src_addr must be 8-byte aligned. When FIX_EN = 1, SRC_ADDR will be treated as FIX_PATTERN.

**34408020 CQ\_DMA\_G\_DMA\_0\_DST\_AD** General DMA Destination Address Register **00100000**  
**DR**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DST_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DST_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DST_ADDR	<b>General DMA destination address</b>  Can be any byte alignment. This address will be changed after each bus transaction. However, when WADDR_FIX_EN = 1, dst_addr must be 8-byte aligned.

**34408024      CQ\_DMA\_G\_DMA\_0\_LEN1      General DMA Transfer Length 1 Register      OFFFFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LEN1											
Type					RW											
Reset					1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LEN1															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
27:0	LEN1	<b>General DMA transfer length</b>  Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.  When read fix and write wrap is set, LEN1 must be a multiple number of the byte number indicated by RSIZE.  0: 0 byte transfer  1: 1 byte transfer

**34408028      CQ\_DMA\_G\_DMA\_0\_LEN2      General DMA Transfer Length 2 Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LEN2											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LEN2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27:0	LEN2	<b>General DMA transfer length</b>  Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.  0: 0 byte transfer  1: 1 byte transfer

**3440802C CQ DMA G DMA 0 JUMP ADDR General DMA Jump Address Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	JUMP_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	JUMP_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	JUMP_ADDR	<b>General DMA end address</b>  Can be any byte alignment. Only valid when wrap_en = 1.



34408030 CQ\_DMA\_G\_DMA\_0\_INT\_BU General DMA Internal Buffer Size Register

00000000

F\_SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									INT_BUF_SIZE							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	INT_BUF_SIZE	General DMA size of data in internal buffer

34408034 CQ\_DMA\_G\_DMA\_0\_CONNE General DMA Connect Register

00000000

CT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RATIO	DIR	CONNECT	
Type													RW	RW	RW	
Reset													0	0	0	0

Bit(s)	Name	Description
3	RATIO	General DMA request/ack connection ratio 0: 1/2 1: 1/1
2	DIR	General DMA request/ack connection direction

Bit(s)	Name	Description
		0: req/ack connected to write side
		1: req/ack connected to read side
1:0	CONNECT	<b>General DMA request/ack connection</b> 1, 2 and 3 are only valid when WADDR_FIX_EN = 1 or RADDR_FIX_EN = 1. 0: No connection 1: Connect set1 (req/ack) 2: Connect set2 (req/ack) 3: Connect set3 (req/ack)

34408038 **CQ\_DMA\_G\_DMA\_0\_AXIATT** General DMA AXI Attribute Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												WUSER	WCACHE			
Type												RW	RW			
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RUSER	RCACHE			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Name	Description
20	WUSER	<b>General DMA AXI AWUSER signal</b> 0: Go through non-coherent bus 1: Go through coherent bus. Set up this bit when the destination is SYSRAM.
19:16	WCACHE	<b>General DMA AXI AWCACHE signal</b>
4	RUSER	<b>General DMA AXI ARUSER signal</b> 0: Go through non-coherent bus 1: Go through coherent bus. Set up this bit when the source is SYSRAM.
3:0	RCACHE	<b>General DMA AXI ARCACHE signal</b>

Bit(s)	Name	Description
--------	------	-------------

**3440803C CQ\_DMA\_G\_DMA\_0\_SEC\_EN General DMA Security Enable Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DOMAIN_EN		PDOMAIN_CFG			DOMAIN_CFG			SEC_EN	
Type							RW		RW			RW			RW	
Reset							0		0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9	DOMAIN_EN	Sets up apb domain value check enable
7:5	PDOMAIN_CFG	Sets up apb domain value
4:1	DOMAIN_CFG	Sets up axi domain value
0	SEC_EN	Controls security enable
		When the corresponding bit is set to 1, the corresponding channel will be treated as security channel.
		0: Disable
		1: Enable

**34408040 CQ\_DMA\_G\_DMA\_0\_APB\_LA General DMA Security Latch Address Register 00000000**  
**TADDR**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	LAT_ADDR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LAT_ADDR															

Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	LAT_ADDR	When any non-security transaction accesses DMA security zone and when R_VID or W_VID is not 1, DMA will latch the address of this transaction.

**34408044 CQ\_DMA\_G\_DMA\_0\_ABORT General DMA Security Abort Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CLR		R_VID	W_VID				APB_ABORT								
Type	WO		RO	RO				RO								
Reset	0		0	0				0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
31	CLR	SW writes 1 to CLR to clear R_VID, W_VID, and APB_ABORT to 0.  0: Keep status 1: Clear status
29	R_VID	Indicate that APB Read violation happens
28	W_VID	Indicate that APB Write violation happens
24	APB_ABORT	When APB read/write violation happens, this bit will be 1'b1

**34408048 CQ\_DMA\_G\_DMA\_0\_DCM\_E General DMA HW DCM Enable 00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DCM_EN
Type																RW
Reset																1

Bit(s)	Name	Description
0	DCM_EN	Sets up GDMA HW DCM enable If dcm_en = 0, DMA will not auto gate the clock when DMA is idle.

**34408050 CQ\_DMA\_G\_DMA\_0\_DEBUG General DMA Debug 00000013**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D											R_CLR	WREQ	RREQ	W_Q_CLR	R_Q_CLR
Type	RO											RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0				1	0	0	1	1

Bit(s)	Name	Description
31:24	RADDR_D	
23:16	WADDR_D_LH	
15:8	WADDR_D	
4	R_CLR	
3	WREQ	
2	RREQ	
1	W_Q_CLR	
0	R_Q_CLR	

Bit(s)	Name	Description
--------	------	-------------

34408060 CQ\_DMA\_G\_DMA\_0\_SRC\_AD General DMA Source Address Register 00000000

DR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													SRC_ADDR2			
Type													RW			
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	SRC_ADDR2	General DMA source address bit[32]

34408064 CQ\_DMA\_G\_DMA\_0\_DST\_AD General DMA Destination Address Register 00000000

DR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													DST_ADDR2			
Type													RW			
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	DST_ADDR2	General DMA destination address [32]

34408068 CQ\_DMA\_G\_DMA\_0\_JUMP General DMA Jump Address Register

00000000

ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													JUMP_ADDR2			
Type													RW			
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	JUMP_ADDR2	General DMA jump address [32]

34408080 CQ\_DMA\_G\_DMA\_1\_INT\_FLAG General DMA Interrupt Flag Register

00000000

G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLAG	This flag will be raised when DMA is finished.

Write 0 to clear it.

1. When normal operation is done, EN will be set from 1 to 0, and the interrupt flag will be set to 1.

Bit(s)	Name	Description
		2. Set STOP=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.
		3. Set FLUSH=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.
		4. Set WARM_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.
		5. Set HARD_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.

**34408084 CQ\_DMA\_G\_DMA\_1\_INT\_EN General DMA Interrupt Enable Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Type																RW
Reset																0

Bit(s)	Name	Description
0	INTEN	<b>Controls interrupt enable</b>  Only when this bit is set to 1 will the interrupt be sent to CPU to receive this interrupt. However, even without this bit set to 1, the flag can still be set to 1 when DMA is finished.  0: Disable  1: Enable

**34408088 CQ\_DMA\_G\_DMA\_1\_EN General DMA Enable Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																



Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	<b>Enables general DMA</b>  Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset.  0: Disable  1: Enable

**3440808C      CQ DMA G DMA 1 RST      General DMA Reset Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	<b>General DMA hard reset (regardless of the current transaction)</b>  SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.  0: Disable  1: Enable
0	WARM_RST	<b>General DMA warm reset (after the current transaction)</b>

Bit(s)	Name	Description
		SW sets WARM_RST to 1 and waits for EN to be 0, and HW auto sets WARM_RST back to 0 to finish the reset mechanism.
		0: Disable
		1: Enable

**34408090 CQ\_DMA\_G\_DMA\_1\_STOP General DMA Stop Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	PAUSE	<b>Pauses general DMA</b> Set PAUSE to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0	STOP	<b>Stops general DMA</b> Set STOP to 1 to stop DMA and wait for EN to become 0 then set STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. 0: Disable 1: Enable

**34408094 CQ\_DMA\_G\_DMA\_1\_FLUSH General DMA Flush Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	<p><b>Flushes general DMA</b></p> <p>Set FLUSH to 1 to stop DMA and allow DMA to flush its internal buffer residual data to the outer memory. After flush is finished, DMA will set EN to 0 to stop DMA. There may still be data not transferred (len may not be 0 after EN = 0).</p> <p>SW sets FLUSH to 1 and waits for EN to become 0 then set FLUSH back to 0 to finish the flush mechanism.</p> <p>Note: STOP and FLUSH cannot be set to 1 in the same operation.</p> <p>0: Disable</p> <p>1: Enable</p>

**34408098 CQ\_DMA\_G\_DMA\_1\_CON General DMA Control Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			RSIZE				WSIZE					WRAP_SEL		BURST_LEN		
Type			RW				RW					RW		RW		
Reset			0	0			0	0				0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WRAP_EN	SLOW_CNT										RADDR_FIX_EN	WADDR_FIX_EN	SLOW_EN	FIX_EN	
Type	RW	RW										RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
29:28	RSIZE	<b>General DMA read size</b> Only valid when RADDR_FIX_EN = 1. 0: Transaction size is 1 byte. 1: Transaction size is 2 bytes. 2: Transaction size is 4 bytes. 3: Transaction size is 1 byte.
25:24	WSIZE	<b>General DMA write size</b> Only valid when WADDR_FIX_EN = 1. 0: Transaction size is 1 byte. 1: Transaction size is 2 bytes. 2: Transaction size is 4 bytes. 3: Transaction size is 1 byte.
20	WRAP_SEL	<b>Selects general DMA wrap</b> 0: Read pointer (source) 1: Write pointer (destination)
18:16	BURST_LEN	<b>General DMA burst length</b> Valid value: 0~7. The best case is to set it to 3 (4-8). 0: 1-8 1: 2-8 2: 3-8 3: 4-8 4: 5-8 5: 6-8 6: 7-8 7: 7-8
15	WRAP_EN	<b>Enables general DMA wrap or double buffer</b> Its priority is higher than RADDR_FIX_EN or WADDR_FIX_EN. If WRAP_EN=1 and WRAP_SEL=1, WADDR_FIX_EN will have no function. Likewise, if WRAP_EN=1 and WRAP_SEL=0, RADDR_FIX_EN will have no function. When FIX_EN=1 and WRAP_EN=1, WRAP_SEL can only be set to 1. The read side cannot be set to wrap. 0: Disable 1: Enable

Bit(s)	Name	Description
14:5	SLOW_CNT	<b>General DMA slow-down counter</b>  Only slows down the read side; the overall throughput will also be reduced. Supports up to 1,023 cycles.  0: 0 cycle  1: 1 cycle
4	RADDR_FIX_EN	<b>General DMA fixed read address</b>  When FIX_EN=1 or "WRAP_EN=1 and WRAP_SEL=0", this bit will not function. When this function is enabled, note the following limits on DMA:  1. src_addr must be 8-byte aligned. 2. The read transaction size depends on RSIZE. 3. The burst length is always single. 4. dst_addr must not be at EMI.  0: Not fixed  1: Fixed
3	WADDR_FIX_EN	<b>General DMA fixed write address</b>  When "WRAP_EN=1 and WRAP_SEL=1", this bit will not function. When this function is enabled, note the following limits on DMA:  1. dst_addr must be 8-byte aligned. 2. The write transaction size depends on WSIZE. 3. The burst length is always single. 4. dst_addr must not be at EMI.  0: Not fixed  1: Fixed
2	SLOW_EN	<b>Enables general DMA slow-down</b>  0: Disable  1: Enable
1	FIX_EN	<b>General DMA repeat inserting fixed pattern</b>  Its priority is higher than RADDR_FIX_EN, i.e. when FIX_EN=1, RADDR_FIX_EN will be ignored.  0: Not use fixed pattern  1: Use fixed pattern

3440809C CQ DMA G DMA 1 SRC AD General DMA Source Address Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SRC_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SRC_ADDR	<b>General DMA source address</b>  Can be any byte alignment. This address will be changed after each bus transaction. However, when RADDR_FIX_EN = 1, src_addr must be 8-byte aligned. When FIX_EN = 1, SRC_ADDR will be treated as FIX_PATTERN.

344080A0 CQ DMA G DMA 1 DST AD General DMA Destination Address Register

00100000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DST_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DST_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DST_ADDR	<b>General DMA destination address</b>  Can be any byte alignment. This address will be changed after each bus transaction. However, when WADDR_FIX_EN = 1, dst_addr must be 8-byte aligned.

Bit(s)	Name	Description
--------	------	-------------

**344080A4 CQ\_DMA\_G\_DMA\_1\_LEN1 General DMA Transfer Length 1 Register OFFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LEN1											
Type					RW											
Reset					1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LEN1															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
--------	------	-------------

27:0 LEN1

**General DMA transfer length**

Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.

When read fix and write wrap is set, LEN1 must be a multiple number of the byte number indicated by RSIZE.

0: 0 byte transfer

1: 1 byte transfer

**344080A8 CQ\_DMA\_G\_DMA\_1\_LEN2 General DMA Transfer Length 2 Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LEN2											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LEN2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27:0	LEN2	<b>General DMA transfer length</b>  Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.  0: 0 byte transfer  1: 1 byte transfer

**344080AC**    **CQ\_DMA\_G\_DMA\_1\_JUMP\_ADDR**    General DMA Jump Address Register    **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	JUMP_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	JUMP_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	JUMP_ADDR	<b>General DMA end address</b>  Can be any byte alignment. Only valid when wrap_en = 1.

**344080B0**    **CQ\_DMA\_G\_DMA\_1\_INT\_BUF\_SIZE**    General DMA Internal Buffer Size Register    **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									INT_BUF_SIZE							



Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	INT_BUF_SIZE	General DMA size of data in internal buffer

**344080B4** CQ DMA G DMA 1 CONNE General DMA Connect Register  
CT

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RATIO	DIR	CONNECT	
Type													RW	RW	RW	
Reset													0	0	0	0

Bit(s)	Name	Description
3	RATIO	<b>General DMA request/ack connection ratio</b> 0: 1/2 1: 1/1
2	DIR	<b>General DMA request/ack connection direction</b> 0: req/ack connected to write side 1: req/ack connected to read side
1:0	CONNECT	<b>General DMA request/ack connection</b> 1, 2 and 3 are only valid when WADDR_FIX_EN = 1 or RADDR_FIX_EN = 1. 0: No connection 1: Connect set1 (req/ack) 2: Connect set2 (req/ack) 3: Connect set3 (req/ack)

344080B8 CQ DMA G DMA 1 AXIATT General DMA AXI Attribute Register

00000000

R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												WUSER	WCACHE			
Type												RW	RW			
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RUSER	RCACHE			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Name	Description
20	WUSER	<b>General DMA AXI AWUSER signal</b>  0: Go through non-coherent bus  1: Go through coherent bus. Set up this bit when the destination is SYSRAM.
19:16	WCACHE	<b>General DMA AXI AWCACHE signal</b>
4	RUSER	<b>General DMA AXI ARUSER signal</b>  0: Go through non-coherent bus  1: Go through coherent bus. Set up this bit when the source is SYSRAM.
3:0	RCACHE	<b>General DMA AXI ARCACHE signal</b>

344080BC CQ DMA G DMA 1 SEC\_EN General DMA Security Enable Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DOMAIN_EN		PDOMAIN_CFG			DOMAIN_CFG				SEC_EN
Type							RW		RW			RW				RW

Reset							0		0	0	0	0	0	0	0	0
-------	--	--	--	--	--	--	---	--	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
9	DOMAIN_EN	Sets up apb domain value check enable
7:5	PDOMAIN_CFG	Sets up apb domain value
4:1	DOMAIN_CFG	Sets up axi domain value
0	SEC_EN	Controls security enable
When the corresponding bit is set to 1, the corresponding channel will be treated as security channel.		
0: Disable		
1: Enable		

**344080C0**      **CQ\_DMA\_G\_DMA\_1\_APB\_LA** General DMA Security Latch Address Register      **00000000**  
**TADDR**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	LAT_ADDR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LAT_ADDR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	LAT_ADDR	When any non-security transaction accesses DMA security zone and when R_VID or W_VID is not 1, DMA will latch the address of this transaction.

**344080C4**      **CQ\_DMA\_G\_DMA\_1\_ABORT** General DMA Security Abort Register      **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CLR		R_VID	W_VID				APB_A BORT								

Type	WO		RO	RO				RO								
Reset	0		0	0				0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
31	CLR	SW writes 1 to CLR to clear R_VID, W_VID, and APB_ABORT to 0.  0: Keep status 1: Clear status
29	R_VID	Indicate that APB Read violation happens
28	W_VID	Indicate that APB Write violation happens
24	APB_ABORT	When APB read/write violation happens, this bit will be 1'b1

344080C8 CQ\_DMA\_G\_DMA\_1\_DCM\_E General DMA HW DCM Enable

00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DCM_EN
Type																RW
Reset																1

Bit(s)	Name	Description
0	DCM_EN	Sets up GDMA HW DCM enable  If dcm_en = 0, DMA will not auto gate the clock when DMA is idle.

**344080D0**      **CQ DMA G DMA 1 DEBUG** General DMA Debug      **00000013**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D											R_CLR	WREQ	RREQ	W_Q_CLR	R_Q_CLR
Type	RO											RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0				1	0	0	1	1

Bit(s)	Name	Description
31:24	RADDR_D	
23:16	WADDR_D_LH	
15:8	WADDR_D	
4	R_CLR	
3	WREQ	
2	RREQ	
1	W_Q_CLR	
0	R_Q_CLR	

**344080E0**      **CQ DMA G DMA 1 SRC\_AD** General DMA Source Address Register      **00000000**
**DR2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													SRC_ADDR2			
Type													RW			
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	SRC_ADDR2	General DMA source address bit[32]

**344080E4**      **CQ\_DMA\_G\_DMA\_1\_DST\_AD** General DMA Destination Address Register      **00000000**  
**DR2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													DST_ADDR2			
Type													RW			
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	DST_ADDR2	General DMA destination address [32]

**344080E8**      **CQ\_DMA\_G\_DMA\_1\_JUMP** General DMA Jump Address Register      **00000000**  
**ADDR2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													JUMP_ADDR2			
Type													RW			
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	JUMP_ADDR2	General DMA jump address [32]

**34408100 CQ\_DMA\_G\_DMA\_2\_INT\_FLAG** General DMA Interrupt Flag Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLAG	<p><b>This flag will be raised when DMA is finished.</b></p> <p>Write 0 to clear it.</p> <ol style="list-style-type: none"> <li>When normal operation is done, EN will be set from 1 to 0, and the interrupt flag will be set to 1.</li> <li>Set STOP=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.</li> <li>Set FLUSH=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.</li> <li>Set WARM_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.</li> <li>Set HARD_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.</li> </ol>

**34408104 CQ\_DMA\_G\_DMA\_2\_INT\_EN** General DMA Interrupt Enable Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Type																RW
Reset																0

Bit(s)	Name	Description
0	INTEN	<b>Controls interrupt enable</b>  Only when this bit is set to 1 will the interrupt be sent to CPU to receive this interrupt. However, even without this bit set to 1, the flag can still be set to 1 when DMA is finished.  0: Disable  1: Enable

**34408108 CQ\_DMA\_G\_DMA\_2\_EN General DMA Enable Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	<b>Enables general DMA</b>  Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset.  0: Disable  1: Enable



Bit(s)	Name	Description
--------	------	-------------

**3440810C CQ\_DMA\_G\_DMA\_2\_RST General DMA Reset Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	<b>General DMA hard reset (regardless of the current transaction)</b> SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0	WARM_RST	<b>General DMA warm reset (after the current transaction)</b> SW sets WARM_RST to 1 and waits for EN to be 0, and HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable

**34408110 CQ\_DMA\_G\_DMA\_2\_STOP General DMA Stop Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name																PAUSE	STOP
Type																RW	RW
Reset																0	0

Bit(s)	Name	Description
1	PAUSE	<b>Pauses general DMA</b> Set PAUSE to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0	STOP	<b>Stops general DMA</b> Set STOP to 1 to stop DMA and wait for EN to become 0 then set STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. 0: Disable 1: Enable

**34408114 CQ DMA G DMA 2 FLUSH General DMA Flush Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	<b>Flushes general DMA</b> Set FLUSH to 1 to stop DMA and allow DMA to flush its internal buffer residual data to the outer memory. After flush is finished, DMA will set EN to 0 to stop DMA. There may still be data not transferred (len may not be 0 after EN = 0).

Bit(s)	Name	Description
		SW sets FLUSH to 1 and waits for EN to become 0 then set FLUSH back to 0 to finish the flush mechanism.
		Note: STOP and FLUSH cannot be set to 1 in the same operation.
		0: Disable
		1: Enable

**34408118 CQ\_DMA\_G\_DMA\_2\_CON General DMA Control Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			RSIZE				WSIZE					WRAP_SEL		BURST_LEN		
Type			RW				RW					RW		RW		
Reset			0	0			0	0				0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WRAP_EN	SLOW_CNT										RADDR_FIX_EN	WADDR_FIX_EN	SLOW_EN	FIX_EN	
Type	RW	RW										RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
29:28	RSIZE	<b>General DMA read size</b> Only valid when RADDR_FIX_EN = 1. 0: Transaction size is 1 byte. 1: Transaction size is 2 bytes. 2: Transaction size is 4 bytes. 3: Transaction size is 1 byte.
25:24	WSIZE	<b>General DMA write size</b> Only valid when WADDR_FIX_EN = 1. 0: Transaction size is 1 byte. 1: Transaction size is 2 bytes. 2: Transaction size is 4 bytes. 3: Transaction size is 1 byte.

Bit(s)	Name	Description
20	WRAP_SEL	<b>Selects general DMA wrap</b>  0: Read pointer (source)  1: Write pointer (destination)
18:16	BURST_LEN	<b>General DMA burst length</b>  Valid value: 0~7. The best case is to set it to 3 (4-8).  0: 1-8  1: 2-8  2: 3-8  3: 4-8  4: 5-8  5: 6-8  6: 7-8  7: 7-8
15	WRAP_EN	<b>Enables general DMA wrap or double buffer</b>  Its priority is higher than RADDR_FIX_EN or WADDR_FIX_EN. If WRAP_EN=1 and WRAP_SEL=1, WADDR_FIX_EN will have no function. Likewise, if WRAP_EN=1 and WRAP_SEL=0, RADDR_FIX_EN will have no function. When FIX_EN=1 and WRAP_EN=1, WRAP_SEL can only be set to 1. The read side cannot be set to wrap.  0: Disable  1: Enable
14:5	SLOW_CNT	<b>General DMA slow-down counter</b>  Only slows down the read side; the overall throughput will also be reduced. Supports up to 1,023 cycles.  0: 0 cycle  1: 1 cycle
4	RADDR_FIX_EN	<b>General DMA fixed read address</b>  When FIX_EN=1 or "WRAP_EN=1 and WRAP_SEL=0", this bit will not function. When this function is enabled, note the following limits on DMA:  1. src_addr must be 8-byte aligned.  2. The read transaction size depends on RSIZE.  3. The burst length is always single.  4. dst_addr must not be at EMI.  0: Not fixed

Bit(s)	Name	Description
		1: Fixed
3	WADDR_FIX_EN	<b>General DMA fixed write address</b>  When "WRAP_EN=1 and WRAP_SEL=1", this bit will not function. When this function is enabled, note the following limits on DMA: <ol style="list-style-type: none"> <li>dst_addr must be 8-byte aligned.</li> <li>The write transaction size depends on WSIZE.</li> <li>The burst length is always single.</li> <li>dst_addr must not be at EMI.</li> </ol> 0: Not fixed 1: Fixed
2	SLOW_EN	<b>Enables general DMA slow-down</b>  0: Disable 1: Enable
1	FIX_EN	<b>General DMA repeat inserting fixed pattern</b>  Its priority is higher than RADDR_FIX_EN, i.e. when FIX_EN=1, RADDR_FIX_EN will be ignored.  0: Not use fixed pattern 1: Use fixed pattern

**3440811C CQ DMA G DMA 2 SRC AD** General DMA Source Address Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SRC_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SRC_ADDR	General DMA source address

Bit(s)	Name	Description
		Can be any byte alignment. This address will be changed after each bus transaction. However, when RADDR_FIX_EN = 1, src_addr must be 8-byte aligned. When FIX_EN = 1, SRC_ADDR will be treated as FIX_PATTERN.

**34408120**      **CQ\_DMA\_G\_DMA\_2\_DST\_AD** General DMA Destination Address Register      **00100000**  
**DR**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DST_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DST_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DST_ADDR	<b>General DMA destination address</b>  Can be any byte alignment. This address will be changed after each bus transaction. However, when WADDR_FIX_EN = 1, dst_addr must be 8-byte aligned.

**34408124**      **CQ\_DMA\_G\_DMA\_2\_LEN1** General DMA Transfer Length 1 Register      **0FFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LEN1											
Type					RW											
Reset					1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LEN1															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
27:0	LEN1	<b>General DMA transfer length</b>  Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.  When read fix and write wrap is set, LEN1 must be a multiple number of the byte number indicated by RSIZE.  0: 0 byte transfer  1: 1 byte transfer

**34408128 CQ\_DMA\_G\_DMA\_2\_LEN2 General DMA Transfer Length 2 Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LEN2											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LEN2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27:0	LEN2	<b>General DMA transfer length</b>  Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.  0: 0 byte transfer  1: 1 byte transfer

**3440812C CQ\_DMA\_G\_DMA\_2\_JUMP\_ADDR General DMA Jump Address Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	JUMP_ADDR															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	JUMP_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	JUMP_ADDR	General DMA end address Can be any byte alignment. Only valid when wrap_en = 1.

**34408130**      **CQ\_DMA\_G\_DMA\_2\_INT\_BU** General DMA Internal Buffer Size Register      **00000000**  
**F\_SIZE**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									INT_BUF_SIZE							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	INT_BUF_SIZE	General DMA size of data in internal buffer

**34408134**      **CQ\_DMA\_G\_DMA\_2\_CONNE** General DMA Connect Register      **00000000**  
**CT**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RATIO	DIR	CONNECT	
Type													RW	RW	RW	
Reset													0	0	0	0

Bit(s)	Name	Description
3	RATIO	<b>General DMA request/ack connection ratio</b>  0: 1/2  1: 1/1
2	DIR	<b>General DMA request/ack connection direction</b>  0: req/ack connected to write side  1: req/ack connected to read side
1:0	CONNECT	<b>General DMA request/ack connection</b>  1, 2 and 3 are only valid when WADDR_FIX_EN = 1 or RADDR_FIX_EN = 1.  0: No connection  1: Connect set1 (req/ack)  2: Connect set2 (req/ack)  3: Connect set3 (req/ack)

34408138 CQ\_DMA\_G\_DMA\_2\_AXIATT General DMA AXI Attribute Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												WUSER	WCACHE			
Type												RW	RW			
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RUSER	RCACHE			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Name	Description
20	WUSER	<b>General DMA AXI AWUSER signal</b>  0: Go through non-coherent bus  1: Go through coherent bus. Set up this bit when the destination is SYSRAM.
19:16	WCACHE	<b>General DMA AXI AWCACHE signal</b>
4	RUSER	<b>General DMA AXI ARUSER signal</b>  0: Go through non-coherent bus  1: Go through coherent bus. Set up this bit when the source is SYSRAM.
3:0	RCACHE	<b>General DMA AXI ARCACHE signal</b>

**3440813C CQ\_DMA\_G\_DMA\_2\_SEC\_EN General DMA Security Enable Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DOMAIN_EN		PDOMAIN_CFG			DOMAIN_CFG				SEC_EN
Type							RW		RW			RW				RW
Reset							0		0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9	DOMAIN_EN	<b>Sets up apb domain value check enable</b>
7:5	PDOMAIN_CFG	<b>Sets up apb domain value</b>
4:1	DOMAIN_CFG	<b>Sets up axi domain value</b>
0	SEC_EN	<b>Controls security enable</b>  When the corresponding bit is set to 1, the corresponding channel will be treated as security channel.  0: Disable  1: Enable

**34408140 CQ\_DMA\_G\_DMA\_2\_APB\_LA General DMA Security Latch Address Register**

00000000

**TADDR**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	LAT_ADDR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LAT_ADDR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	LAT_ADDR	When any non-security transaction accesses DMA security zone and when R_VID or W_VID is not 1, DMA will latch the address of this transaction.

**34408144 CQ\_DMA\_G\_DMA\_2\_ABORT General DMA Security Abort Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CLR		R_VID	W_VID				APB_ABORT								
Type	WO		RO	RO				RO								
Reset	0		0	0				0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
31	CLR	SW writes 1 to CLR to clear R_VID, W_VID, and APB_ABORT to 0. 0: Keep status 1: Clear status
29	R_VID	Indicate that APB Read violation happens
28	W_VID	Indicate that APB Write violation happens

Bit(s)	Name	Description
24	APB_ABORT	When APB read/write violation happens, this bit will be 1'b1

**34408148 CQ\_DMA\_G\_DMA\_2\_DCM\_E General DMA HW DCM Enable**

00000001

N

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DCM_EN
Type																RW
Reset																1

Bit(s)	Name	Description
0	DCM_EN	Sets up GDMA HW DCM enable If dcm_en = 0, DMA will not auto gate the clock when DMA is idle.

**34408150 CQ\_DMA\_G\_DMA\_2\_DEBUG General DMA Debug**

00000013

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D											R_CLR	WREQ	RREQ	W_Q_LR	R_Q_LR
Type	RO											RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0				1	0	0	1	1

Bit(s)	Name	Description
31:24	RADDR_D	
23:16	WADDR_D_LH	
15:8	WADDR_D	
4	R_CLR	
3	WREQ	
2	RREQ	
1	W_Q_CLR	
0	R_Q_CLR	

**34408160**      **CQ\_DMA\_G\_DMA\_2\_SRC\_AD** General DMA Source Address Register      **00000000**  
**DR2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													SRC_ADDR2			
Type													RW			
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	SRC_ADDR2	General DMA source address bit[32]

**34408164**      **CQ\_DMA\_G\_DMA\_2\_DST\_AD** General DMA Destination Address Register      **00000000**  
**DR2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													DST_ADDR2			
Type													RW			
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	DST_ADDR2	General DMA destination address [32]

34408168 CQ\_DMA\_G\_DMA\_2\_JUMP\_ADDR2 General DMA Jump Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													JUMP_ADDR2			
Type													RW			
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	JUMP_ADDR2	General DMA jump address [32]



Mediatek Confidential

## Exhibit 1 Terms and Conditions

---

Your access to and use of this document and the information contained herein (collectively this “Document”) is subject to your (including the corporation or other legal entity you represent, collectively “You”) acceptance of the terms and conditions set forth below (“T&C”). By using, accessing or downloading this Document, You are accepting the T&C and agree to be bound by the T&C. If You don’t agree to the T&C, You may not use this Document and shall immediately destroy any copy thereof.

This Document contains information that is confidential and proprietary to MediaTek Inc. and/or its affiliates (collectively “MediaTek”) or its licensors and is provided solely for Your internal use with MediaTek’s chipset(s) described in this Document and shall not be used for any other purposes (including but not limited to identifying or providing evidence to support any potential patent infringement claim against MediaTek or any of MediaTek’s suppliers and/or direct or indirect customers). Unauthorized use or disclosure of the information contained herein is prohibited. You agree to indemnify MediaTek for any loss or damages suffered by MediaTek for Your unauthorized use or disclosure of this Document, in whole or in part.

MediaTek and its licensors retain titles and all ownership rights in and to this Document and no license (express or implied, by estoppels or otherwise) to any intellectual propriety rights is granted hereunder. This Document is subject to change without further notification. MediaTek does not assume any responsibility arising out of or in connection with any use of, or reliance on, this Document, and specifically disclaims any and all liability, including, without limitation, consequential or incidental damages.

THIS DOCUMENT AND ANY OTHER MATERIALS OR TECHNICAL SUPPORT PROVIDED BY MEDIATEK IN CONNECTION WITH THIS DOCUMENT, IF ANY, ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. MEDIATEK SPECIFICALLY DISCLAIMS ALL WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, COMPLETENESS OR ACCURACY AND ALL WARRANTIES ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. MEDIATEK SHALL NOT BE RESPONSIBLE FOR ANY MEDIATEK DELIVERABLES MADE TO MEET YOUR SPECIFICATIONS OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.

Without limiting the generality of the foregoing, MediaTek makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does MediaTek assume any liability arising out of the application or use of any product, circuit or software. You agree that You are solely responsible for the designing, validating and testing Your product incorporating MediaTek’s product and ensure such product meets applicable standards and any safety, security or other requirements.

The above T&C and all acts in connection with the T&C or this Document shall be governed, construed and interpreted in accordance with the laws of Taiwan, without giving effect to the principles of conflicts of law.