

Version: 1.0

Release date: 2021-07-01

Use of this document and any information contained therein is subject to the terms and conditions set forth in <u>Exhibit 1</u>. This document is subject to change without notice.





Version History

Version	Date	Description
0.1	2021-01-04	Initial draft







Table of Contents

Versi	on His	story	2
Table	of Co	ontents	3
1	Over	rview	5
2	Instr	ruction	6
	2.1	DMA Concept	6
	2.2	DMA Efficiency	
	2.3	Architecture Diagram	6
3	Feat	ure	
	3.1	Working Diagram	7
	3.2	Ring Buffer and Double Buffer	8
	3.3	Limiter	
	3.4	Fixed Address	9
	3.5	Address Alignment	9
4	Prog	gramming Guide	10
	4.1	Polling Mode	
	4.2	Interrupt Mode	
	4.3	GDMA APIs List	
	4.4	Programming sequence	11
	4.5	Config	12
5	Regis	ster Map	13
Exhib		erms and Conditions	
Lict	of Eig	gures	
LISU	JI FIR	guies	
Figur	- 1. Gſ	DMA Architecture Diagram	6
		DMA Working Diagram	
-		ing Buffer/Double Buffer	
		miter	
_		xed Address	
Figur	e 6. Po	olling Mode	10
Figur	e 7. Int	terrupt Mode	10
Figur	e 8.Co	onfig	12



-	ist	_£	To		۱.,
	IST	OT	12	m	ΙРς

Table 1 API List	11





1 Overview

This document introduces the hardware and software features of of GDMA, and provides a GDMA programming guide.



2 Instruction

2.1 DMA Concept

Direct Memory Access (DMA) is the operation in which data is directly copied (transported) from one resource to another resource, for example DRAM, in a computer system without the involvement of the CPU.

2.2 DMA Efficiency

DMA requires internal buffer to make data transfer smoothly. The minimum size of transfer data is 1 byte.

2.3 Architecture Diagram




Figure 1. GDMA Architecture Diagram




3 Feature

3.1 Block Diagram

Slave X and Slave Y may be DRAM or SRAM.

GDMA can work in polling mode or interrupt mode.

Data is transferred in AXI bus.



X can equal Y or not equal Y

Figure 2. GDMA Block Diagram



3.2 Ring Buffer and Double Buffer




Figure 3. Ring Buffer/Double Buffer

There is only one interrupt signal sent out when all data transfers are done in the ring buffer and double buffer mode.

3.3 Limiter

The limiter improves bus usage and ensures not too many bus resources are occupied by DMA to avoid damaging the performance of other tasks, especially real-time tasks.

The transaction is issued with delay for a pre-configured cycle period. This does not affect the clock frequency of GDMA.

The period is from 0 to 1023 clock cycles. The slow-down counter only slows down the read transaction, and does not affect the write transaction. This way, the overall throughput is reduced.

SLOW_EN (CQ_DMA+0x0018)[2] is the enable bit of bandwidth limiter function and SLOW_CNT (CQ_DMA+0x0018)[14:5] is the delay cycle period.






Figure 4. Limiter

3.4 Fixed Address

Both the source address and destination address support the fixed mode.




Figure 5. Fixed Address

3.5 Address Alignment

The source and destination addresses can be any byte alignment. This address is changed after each bus transaction. However, when RADDR_FIX_EN = 1, src_addr must be 8-byte aligned. When FIX_EN = 1, SRC_ADDR is treated as FIX_PATTERN.



4 Programming Guide

4.1 Polling Mode




Figure 6. Polling Mode

4.2 Interrupt Mode




Figure 7. Interrupt Mode



4.3 GDMA APIs List

Table 1. API List

NUM	APIs list
1	hal_gdma_status_t hal_gdma_init(hal_gdma_channel_t channel)
2	hal_gdma_status_t hal_gdma_deinit(hal_gdma_channel_t channel)
3	hal_gdma_status_t hal_gdma_start_polling(hal_gdma_channel_t channel,uint32_t destination_address, uint32_t source_address, uint32_t data_length)
4	hal_gdma_status_t hal_gdma_start_interrupt(hal_gdma_channel_t channel, uint32_t destination_address,uint32_t source_address, uint32_t data_length)
5	hal_gdma_status_t hal_gdma_stop(hal_gdma_channel_t channel)
6	hal_gdma_status_t hal_gdma_register_callback(hal_gdma_channel_t channel, hal_gdma_callback_t callback, void *user_data)
7	hal_gdma_status_t hal_gdma_get_running_status(hal_gdma_channel_t channel, hal_gdma_running_status_t *running_status)

4.4 Programming Sequence

- > Set source and destination addresses in GDMA_SRC and GDMA_DES.
- > Select the burst, bus size or interrupt option in GDMA_CON.
- Set transfer times in GDMA_COUNT.
- Set GDMA_START to 1 to start this channel. Set GDMA_START to 0 to stop the DMA action.
- Note: The configurations in the above 4 steps are logged into DMA state machine ONLY when GDMA_START is set from 0 to 1.
- When transaction is over, the processor should receive an interrupt. If the interrupt is not enabled, the processor can poll status in global status. For more details, GDMA_RLCT shows how many transfers are left.



4.5 Configuration

```
Path:
```

```
project\<borad>\apps\<application>\inc\ hal_feature_config.h
```

```
* module ON or OFF feature option, only option in this temple
//#define HAL_ACCDET_MODULE_ENABLED
#define HAL ADC MODULE ENABLED
#define HAL AES MODULE ENABLED
//#define HAL_AUDIO_MODULE_ENABLED
#define HAL CACHE MODULE ENABLED
#define HAL DES MODULE ENABLED
#define HAL EINT MODULE ENABLED
#define HAL FLASH MODULE ENABLED
#define HAL GDMA MODULE ENABLED
#define HAL GPC MODULE ENABLED
#define HAL_GPIO_MODULE ENABLED
#define HAL_GPT_MODULE_ENABLED
#define HAL_I2C_MASTER_MODULE_ENABLED
#define HAL I2S MODULE ENABLED
#define HAL_IRRX_MODULE_ENABLED
#define HAL_IRTX_MODULE_ENABLED
//#define HAL_ISINK_MODULE_ENABLED
//#define HAL_KEYPAD_MODULE_ENABLED
```

Figure 8.Configuration



5 Register Map

Module name: CQ_DMA Base address: (+0x34408000)

Address	Name	Width	Register Function
34408000	CQ DMA G DMA 0 INT F LAG	32	General DMA Interrupt Flag Register
34408004	CQ DMA G DMA 0 INT E	32	General DMA Interrupt Enable Register
34408008	CQ DMA G DMA 0 EN	32	General DMA Enable Register
3440800C	CQ DMA G DMA 0 RST	32	General DMA Reset Register
34408010	CQ DMA G DMA 0 STOP	32	General DMA Stop Register
34408014	CQ DMA G DMA 0 FLUS H	32	General DMA Flush Register
34408018	CQ_DMA_G_DMA_0_CON	32	General DMA Control Register
3440801C	CQ DMA G DMA 0 SRC ADDR	32	General DMA Source Address Register
34408020	CQ DMA G DMA 0 DST ADDR	32	General DMA Destination Address Register
34408024	CQ_DMA_G_DMA_0_LEN1	32	General DMA Transfer Length 1 Register
34408028	CQ_DMA_G_DMA_0_LEN2	32	General DMA Transfer Length 2 Register
3440802C	CQ DMA G DMA 0 JUMP ADDR	32	General DMA Jump Address Register
34408030	CQ DMA G DMA 0 INT B UF SIZE	32	General DMA Internal Buffer Size Register
34408034	CQ DMA G DMA 0 CONN ECT	32	General DMA Connect Register
34408038	CQ DMA G DMA 0 AXIAT	32	General DMA AXI Attribute Register
3440803C	CQ DMA G DMA 0 SEC E	32	General DMA Security Enable Register
34408040	CQ DMA G DMA 0 APB LATADDR	32	General DMA Security Latch Address Register
34408044	CQ DMA G DMA 0 ABOR	32	General DMA Security Abort Register
34408048	CQ DMA G DMA 0 DCM EN	32	General DMA HW DCM Enable
34408050	CQ DMA G DMA 0 DEBU G	32	General DMA Debug
34408060	CQ DMA G DMA 0 SRC ADDR2	32	General DMA Source Address Register
34408064	CQ DMA G DMA 0 DST ADDR2	32	General DMA Destination Address Register
34408068	CQ DMA G DMA 0 JUMP ADDR2	32	General DMA Jump Address Register



34408080	CQ DMA G DMA 1 INT F LAG	32	General DMA Interrupt Flag Register
34408084	CQ DMA G DMA 1 INT E N	32	General DMA Interrupt Enable Register
34408088	CQ DMA G DMA 1 EN	32	General DMA Enable Register
3440808C	CQ DMA G DMA 1 RST	32	General DMA Reset Register
34408090	CQ_DMA_G_DMA_1_STOP	32	General DMA Stop Register
34408094	CQ DMA G DMA 1 FLUS	32	General DMA Flush Register
34408098	CQ_DMA_G_DMA_1_CON	32	General DMA Control Register
3440809C	CQ DMA G DMA 1 SRC ADDR	32	General DMA Source Address Register
344080A0	CQ DMA G DMA 1 DST ADDR	32	General DMA Destination Address Register
344080A4	CQ_DMA_G_DMA_1_LEN1	32	General DMA Transfer Length 1 Register
344080A8	CQ_DMA_G_DMA_1_LEN2	32	General DMA Transfer Length 2 Register
344080AC	CQ DMA G DMA 1 JUMP ADDR	32	General DMA Jump Address Register
344080B0	CQ DMA G DMA 1 INT B UF SIZE	32	General DMA Internal Buffer Size Register
344080B4	CQ DMA G DMA 1 CONN ECT	32	General DMA Connect Register
344080B8	CQ DMA G DMA 1 AXIAT	32	General DMA AXI Attribute Register
344080BC	CQ DMA G DMA 1 SEC E	32	General DMA Security Enable Register
344080C0	CQ DMA G DMA 1 APB LATADDR	32	General DMA Security Latch Address Register
344080C4	CQ DMA G DMA 1 ABOR	32	General DMA Security Abort Register
344080C8	CQ DMA G DMA 1 DCM EN	32	General DMA HW DCM Enable
344080D0	CQ DMA G DMA 1 DEBU	32	General DMA Debug
344080E0	CQ DMA G DMA 1 SRC ADDR2	32	General DMA Source Address Register
344080E4	CQ DMA G DMA 1 DST ADDR2	32	General DMA Destination Address Register
344080E8	CQ DMA G DMA 1 JUMP ADDR2	32	General DMA Jump Address Register
34408100	CQ DMA G DMA 2 INT F LAG	32	General DMA Interrupt Flag Register
34408104	CQ DMA G DMA 2 INT E	32	General DMA Interrupt Enable Register
34408108	CQ DMA G DMA 2 EN	32	General DMA Enable Register
3440810C	CQ DMA G DMA 2 RST	32	General DMA Reset Register



34408110	CQ DMA G DMA 2 STOP	32	General DMA Stop Register
34408114	CQ DMA G DMA 2 FLUS H	32	General DMA Flush Register
34408118	CQ DMA G DMA 2 CON	32	General DMA Control Register
3440811C	CQ DMA G DMA 2 SRC ADDR	32	General DMA Source Address Register
34408120	CQ DMA G DMA 2 DST ADDR	32	General DMA Destination Address Register
34408124	CQ DMA G DMA 2 LEN1	32	General DMA Transfer Length 1 Register
34408128	CQ DMA G DMA 2 LEN2	32	General DMA Transfer Length 2 Register
3440812C	CQ DMA G DMA 2 JUMP ADDR	32	General DMA Jump Address Register
34408130	CQ DMA G DMA 2 INT B UF SIZE	32	General DMA Internal Buffer Size Register
34408134	CQ DMA G DMA 2 CONN ECT	32	General DMA Connect Register
34408138	CQ DMA G DMA 2 AXIAT	32	General DMA AXI Attribute Register
3440813C	CQ DMA G DMA 2 SEC E	32	General DMA Security Enable Register
34408140	CQ DMA G DMA 2 APB LATADDR	32	General DMA Security Latch Address Register
34408144	CQ DMA G DMA 2 ABOR T	32	General DMA Security Abort Register
34408148	CQ DMA G DMA 2 DCM EN	32	General DMA HW DCM Enable
34408150	CQ DMA G DMA 2 DEBU G	32	General DMA Debug
34408160	CQ DMA G DMA 2 SRC ADDR2	32	General DMA Source Address Register
34408164	CQ DMA G DMA 2 DST ADDR2	32	General DMA Destination Address Register
34408168	CQ DMA G DMA 2 JUMP ADDR2	32	General DMA Jump Address Register

3440800	4408000 <u>CQ_DMA_G_DMA_0_INT_FLA</u> General DMA Interrupt Flag Register <u>G</u>											00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG



Type								RW
Reset								0

Bit(s)	Name	Description
0	FLAG	This flag will be raised when DMA is finished.
		Write 0 to clear it.
		1. When normal operation is done, EN will be set from 1 to 0, and the interrupt flag will be set to 1.
		2. Set STOP=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.
		3. Set FLUSH=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.
		4. Set WARM_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.
		5. Set HARD_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.

 34408004
 CQ DMA G DMA 0 INT EN General DMA Interrupt Enable Register
 00000000

 Bit
 31
 30
 29
 28
 27
 26
 25
 24
 23
 22
 21
 20
 19
 18
 17
 16

Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Туре																RW
Reset																0

Bit(s)	Name	Description
0	INTEN	Controls interrupt enable
		Only when this bit is set to 1 will the interrupt be sent to CPU to receive this interrupt. However, even without this bit set to 1, the flag can still be set to 1 when DMA is finished.
		0: Disable
		1: Enable



Bit(s)	Name	Description

3440800	8	CQ_D	MA_G	DMA	<u>0_EN</u>	G	eneral	DMA	Enable	Regist	er				000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Туре																RW
Reset																0

Bit(s)	Name	Description
0	EN	Enables general DMA
		Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset.
		0: Disable
		1: Enable

3440800	С	CQ DI	MA_G	DMA	0_RST	G	eneral	DMA	Reset I	Registe	er				00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name															HARD_ RST	WARM _RST	
Туре															RW	RW	



Reset								0	0

Bit(s)	Name	Description	
1	HARD_RST	General DMA hard reset (regardless	of the current transaction)
		SW sets HARD_RST to 1 then back to	0 to finish the reset mechanism
		0: Disable	
		1: Enable	
0	WARM_RST	General DMA warm reset (after the	current transaction)
		SW sets WARM_RST to 1 and waits f WARM_RST back to 0 to finish the re	
		0: Disable	
		1: Enable	

3440801	ס	CQ_DI	MA_G	DMA	0_STC	<u>)P</u> G	eneral	DMA	Stop R	egister					000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Туре															RW	RW
Reset															0	0

Bit(s) Name	Description
1 PAUSE	Pauses general DMA
	Set PAUSE to 1 to pause DMA and back to 0 to resume DMA.
	0: Disable
	1: Enable
0 STOP	Stops general DMA
	Set STOP to 1 to stop DMA and wait for EN to become 0 then set STOP back to 0 to finish the stop mechanism.



Bit(s) Name	Description
	When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA.
	0: Disable
	1: Enable

3440801	4	CQ_D	MA_G	DMA	0_FLU	<u>ISH</u> G	eneral	DMA	Flush F	Registe	r				000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Туре																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	Flushes general DMA
		Set FLUSH to 1 to stop DMA and allow DMA to flush its internal buffer residual data to the outer memory. After flush is finished, DMA will set EN to 0 to stop DMA. There may still be data not transferred (len may not be 0 after EN = 0).
		SW sets FLUSH to 1 and waits for EN to become 0 then set FLUSH back to 0 to finish the flush mechanism.
	4 O.A.	Note: STOP and FLUSH cannot be set to 1 in the same operation.
		0: Disable
		1: Enable

3440801	8	CQ_DI	<u>v</u> G	eneral	DMA	Contro	l Regis	ter			00000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			RS	IZE			WS	SIZE				WRAP_ SEL		ВІ	JRST_LE	N



Туре			RW RW									RW			RW	
Reset			0	0			0	0				0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WRAP_ EN					SLOW	/_CNT						WADD R_FIX_ EN		FIX_EN	
Туре	RW		RW											RW	RW	
Reset	0	0	0 0 0 0 0 0 0 0 0 0										0	0	0	

Bit(s)	Name	Description
29:28	RSIZE	General DMA read size
		Only valid when RADDR_FIX_EN = 1.
		0: Transaction size is 1 byte.
		1: Transaction size is 2 bytes.
		2: Transaction size is 4 bytes.
		3: Transaction size is 1 byte.
25:24	WSIZE	General DMA write size
		Only valid when WADDR_FIX_EN = 1.
		0: Transaction size is 1 byte.
		1: Transaction size is 2 bytes.
	XV	2: Transaction size is 4 bytes.
		3: Transaction size is 1 byte.
20	WRAP_SEL	Selects general DMA wrap
		0: Read pointer (source)
		1: Write pointer (destination)
18:16	BURST_LEN	General DMA burst length
		Valid value: 0^{7} . The best case is to set it to 3 (4-8).
		0: 1-8
		1: 2-8
		2: 3-8
		3: 4-8
		4: 5-8
		5: 6-8



Bit(s)	Name	Description
		6: 7-8
		7: 7-8
15	WRAP_EN	Enables general DMA wrap or double buffer
		Its priority is higher than RADDR_FIX_EN or WADDR_FIX_EN. If WRAP_EN=1 and WRAP_SEL=1, WADDR_FIX_EN will have no function. Likewise, if WRAP_EN=1 and WRAP_SEL=0, RADDR_FIX_EN will have no function. When FIX_EN=1 and WRAP_EN=1, WRAP_SEL can only be set to 1. The read side cannot be set to wrap.
		0: Disable
		1: Enable
14:5	SLOW_CNT	General DMA slow-down counter
		Only slows down the read side; the overall throughput will also be reduced. Supports up to 1,023 cycles.
		0: 0 cycle
		1: 1 cycle
4	RADDR_FIX_EN	General DMA fixed read address
		When FIX_EN=1 or "WRAP_EN=1 and WRAP_SEL=0", this bit will not function. When this function is enabled, note the following limits on DMA:
		1. src_addr must be 8-byte aligned.
		2. The read transaction size depends on RSIZE.
	0	3. The burst length is always single.
		4. dst_addr must not be at EMI.
		0: Not fixed
	Y/O	1: Fixed
3	WADDR_FIX_EN	General DMA fixed write address
		When "WRAP_EN=1 and WRAP_SEL=1", this bit will not function. When this function is enabled, note the following limits on DMA:
		1. dst_addr must be 8-byte aligned.
		2. The write transaction size depends on WSIZE.
		3. The burst length is always single.
		4. dst_addr must not be at EMI.
		0: Not fixed
		1: Fixed
2	SLOW_EN	Enables general DMA slow-down



Bit(s)	Name	Description
-		0: Disable
		1: Enable
1	FIX_EN	General DMA repeat inserting fixed pattern
		Its priority is higher than RADDR_FIX_EN, i.e. when FIX_EN=1, RADDR_FIX_EN will be ignored.
		0: Not use fixed pattern
		1: Use fixed pattern

3440801C CQ DMA G DMA 0 SRC AD General DMA Source Address Register DR Bit Name SRC_ADDR RW Type Reset

Bit Name SRC_ADDR Type RW Reset

Bit(s)	Name	Description
31:0	SRC_ADDR	General DMA source address
	" O O ! .	Can be any byte alignment. This address will be changed after each bus transaction. However, when RADDR_FIX_EN = 1, src_addr must be 8-byte aligned. When FIX_EN = 1, SRC_ADDR will be treated as FIX_PATTERN.

3440802	CQ_DMA_G_DMA_0_DST_AD General DMA Destination Address Register DR												001	.00000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								DST_/	ADDR							
Туре								R\	N							
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								DST_/	ADDR							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	DST_ADDR	General DMA destination address
		Can be any byte alignment. This address will be changed after each bus transaction. However, when WADDR_FIX_EN = 1, dst_addr must be 8-byte aligned.

3440802	4	CQ_D	MA_G	DMA	0_LEN	<u>11</u> G	eneral	DMA	Transfe	er Leng	gth 1 R	egister			0F	FFFFFF	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name						LEN1											
Туре										R'	W						
Reset					1	1	1	1	1	1	1	1	1	1	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name								LE	N1								
Туре	RW																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Bit(s) Name	Description
27:0 LEN1	General DMA transfer length
Mes	Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.
	When read fix and write wrap is set, LEN1 must be a multiple number of the byte number indicated by RSIZE.
	0: 0 byte transfer
	1: 1 byte transfer

34408028 <u>CQ_DMA_G_DMA_0_LEN2</u> General DMA Transfer Length 2 Register 00000000



Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name						LEN2											
Туре						RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name								LEI	N2								
Туре	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
27:0	LEN2	General DMA transfer length
		Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.
		0: 0 byte transfer
		1: 1 byte transfer

3440802C CQ DMA G DMA 0 JUMP General DMA Jump Address Register ADDR

0000000

		<u> </u>														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		JUMP_ADDR														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								JUMP_	ADDR							
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	JUMP_ADDR	General DMA end address
		Can be any byte alignment. Only valid when wrap_en = 1.



34408030 <u>CQ_DMA_G_DMA_0_INT_BU</u> General DMA Internal Buffer Size Register 000000000 F_SIZE

			-													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												INT_BU	JF_SIZE			
Туре									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	INT_BUF_SIZE	General DMA size of data in internal buffer

34408034 CQ DMA G DMA 0 CONNE General DMA Connect Register

		<u>CI</u>														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RATIO	DIR	CONI	NECT
Туре													RW	RW	R۱	W
Reset													0	0	0	0

Bit(s)	Name	Description
3	RATIO	General DMA request/ack connection ratio
		0: 1/2
		1: 1/1
2	DIR	General DMA request/ack connection direction

00000000



Bit(s)	Name	Description
		0: req/ack connected to write side
		1: req/ack connected to read side
1:0	CONNECT	General DMA request/ack connection
		1, 2 and 3 are only valid when WADDR_FIX_EN = 1 or RADDR_FIX_EN = 1.
		0: No connection
		1: Connect set1 (req/ack)
		2: Connect set2 (req/ack)
		3: Connect set3 (req/ack)

34408038 <u>CQ_DMA_G_DMA_0_AXIATT</u> General DMA AXI Attribute Register

00000000

		<u>R</u>							-							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												WUSER		WCA	CHE	
Туре												RW		R	N	
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RUSER		RCA	CHE	
Туре												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Name	Description
20	WUSER	General DMA AXI AWUSER signal
		0: Go through non-coherent bus
		1: Go through coherent bus. Set up this bit when the destination is
		SYSRAM.
19:16	WCACHE	General DMA AXI AWCACHE signal
4	RUSER	General DMA AXI ARUSER signal
		0: Go through non-coherent bus
		1: Go through coherent bus. Set up this bit when the source is SYSRAM.
3:0	RCACHE	General DMA AXI ARCACHE signal



Bit(s)	Name	Description

3440803	С	CQ_DI	MA_G	DMA	0_SEC	<u>EN</u> G	eneral	DMA:	Securit	y Enak	le Reg	ister			000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DOMAI N_EN		PDC	OMAIN_	CFG	1	DOMA	IN_CFG		SEC_EN
Туре							RW			RW			R	W		RW
Reset							0		0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9	DOMAIN_EN	Sets up apb domain value check enable
7:5	PDOMAIN_CFG	Sets up apb domain value
4:1	DOMAIN_CFG	Sets up axi domain value
0	SEC_EN	Controls security enable
	*6	When the corresponding bit is set to 1, the corresponding channel will be treated as security channel.
	0	0: Disable
	7/0	1: Enable

3440804	0	CQ DMA G DMA 0 APB LA General DMA Security Latch Address Register TADDR											000	00000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		LAT_ADDR														
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		•		•		•		LAT_A	ADDR	•	•			•	•	



Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	LAT_ADDR	When any non-security transaction accesses DMA security zone and when R_VID or W_VID is not 1, DMA will latch the address of this transaction.

34408044 CQ_DMA_G_DMA_0_ABORT General DMA Security Abort Register 00000000 Bit 31 26 24 19 18 16 APB_A R_VID W_VID CLR Name **BORT** Type RO RO RO Reset 0 0 0 14 10 Bit 15 13 12 11 9 8 5 4 0 Name Type Reset

Bit(s)	Name	Description
31	CLR	SW writes 1 to CLR to clear R_VID, W_VID, and APB_ABORT to 0.
	1110	0: Keep status
		1: Clear status
29	R_VID	Indicate that APB Read violation happens
28	W_VID	Indicate that APB Write violation happens
24	APB_ABORT	When APB read/write violation happens, this bit will be 1'b1

34408048 CQ_DMA_G_DMA_0_DCM_E General DMA HW DCM Enable 0000001 Ν Bit 31 30 29 28 27 26 25 24 23 21 20 19 18 17 16 Name



Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DCM_E N
Туре																RW
Reset																1

Bit(s)	Name	Description
0	DCM_EN	Sets up GDMA HW DCM enable
		If dcm_en = 0, DMA will not auto gate the clock when DMA is idle.

3440805	0	CQ_D	MA_G	DMA	0_DE	BUG G	ieneral	DMA	Debug						000	00013
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		•	•	RADI	DR_D				WADDR_D_LH							•
Туре		RO								RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		WADDR_D										R_CLR	WREQ	RREQ	W_Q_C LR	R_Q_C LR
Туре		RO										RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0				1	0	0	1	1

Bit(s)	Name	Description
31:24	RADDR_D	
23:16	WADDR_D_LH	
15:8	WADDR_D	
4	R_CLR	
3	WREQ	
2	RREQ	
1	W_Q_CLR	
0	R_Q_CLR	



Bit(s)	Name	Description

34408060 CQ_DMA_G_DMA_0_SRC_AD General DMA Source Address Register

00000000

		<u>DKZ</u>														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														SRC_A	DDR2	
Туре														R۱	N	
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	SRC_ADDR2	General DMA source address bit[32]

34408064 <u>CQ_DMA_G_DMA_0_DST_AD</u>General DMA Destination Address Register 000000000 DR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														DST_A	DDR2		
Туре													RW				
Reset													0	0	0	0	

Bit(s)	Name	Description
3:0	DST_ADDR2	General DMA destination address [32]



34408068	CQ_DMA_G_DMA_0_JUMP_	General DMA Jump Address Register	00000000
	ADDR2		

	7.057.0																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Туре																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														JUMP_	ADDR2		
Туре													RW				
Reset													0	0	0	0	

Bit(s)	Name	Description
3:0	JUMP_ADDR2	General DMA jump address [32]

34408080 <u>CQ_DMA_G_DMA_1_INT_FLA</u>General DMA Interrupt Flag Register 000000000

		<u>u</u>														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG
Туре																RW
Reset																0

Bit(s)	Name	Description
0	FLAG	This flag will be raised when DMA is finished.
		Write 0 to clear it.

1. When normal operation is done, EN will be set from 1 to 0, and the interrupt flag will be set to 1.



Bit(s) Name	Description
	2. Set STOP=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.
	3. Set FLUSH=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.
	4. Set WARM_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.
	5. Set HARD_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.

3440808	4	CQ_D	MA_G	DMA	1_INT	<u>EN</u> G	eneral	DMA	Interru	ıpt Ena	ble Re	gister			000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Туре																RW
Reset																0

Bit(s)	Name	Description
0	INTEN	Controls interrupt enable
	Office.	Only when this bit is set to 1 will the interrupt be sent to CPU to receive this interrupt. However, even without this bit set to 1, the flag can still be set to 1 when DMA is finished.
		0: Disable
		1: Enable

3440808	34408088 <u>CQ_DMA_G_DMA_1_EN</u>						eneral	DMA	Enable	Regist	ter				00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Туре																		



Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Туре																RW
Reset																0

Bit(s)	Name	Description
0	EN	Enables general DMA
		Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. O: Disable 1: Enable

3440808	С	CQ_D	MA_G	DMA	1_RST		eneral	DMA	Reset I	Registe	er				000	000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_ RST	WARM _RST
Туре															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	General DMA hard reset (regardless of the current transaction)
		SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.
		0: Disable
		1: Enable
0	WARM_RST	General DMA warm reset (after the current transaction)



Bit(s) Name	Description
	SW sets WARM_RST to 1 and waits for EN to be 0, and HW auto sets WARM_RST back to 0 to finish the reset mechanism.
	0: Disable
	1: Enable

3440809	0	CQ_D	MA_G	DMA	1_STC	<u>)P</u> G	eneral	DMA	Stop R	egister	•				000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Туре															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	PAUSE	Pauses general DMA
	× (2)	Set PAUSE to 1 to pause DMA and back to 0 to resume DMA.
		0: Disable
	11.0	1: Enable
0	STOP	Stops general DMA
	16%	Set STOP to 1 to stop DMA and wait for EN to become 0 then set STOP back to 0 to finish the stop mechanism.
		When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA.
		0: Disable
		1: Enable

3	3440809	4	CQ_DI	MA_G	DMA	1 FLU	<u>ISH</u> G	eneral	DMA I	Flush F	Registe	r				000	00000
	Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16



Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Туре																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	Flushes general DMA
		Set FLUSH to 1 to stop DMA and allow DMA to flush its internal buffer residual data to the outer memory. After flush is finished, DMA will set EN to 0 to stop DMA. There may still be data not transferred (len may no be 0 after EN = 0).
		SW sets FLUSH to 1 and waits for EN to become 0 then set FLUSH back to 0 to finish the flush mechanism.
		Note: STOP and FLUSH cannot be set to 1 in the same operation.
		0: Disable
		1: Enable

3440809	34408098 <u>CQ DMA G DMA 1 CON</u> General DMA Control Register 00000000															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			RS	IZE			WS	SIZE				WRAP_ SEL		В	URST_LE	:N
Туре			R'	W			R'	W				RW			RW	
Reset			0	0			0	0				0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WRAP_ EN		SLOW_CNT RADDR WADD FIX_E R_FIX_ N EN FIX_EN													
Туре	RW		RW RW RW RW													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	



Bit(s)	Name	Description
29:28	RSIZE	General DMA read size
		Only valid when RADDR_FIX_EN = 1.
		0: Transaction size is 1 byte.
		1: Transaction size is 2 bytes.
		2: Transaction size is 4 bytes.
		3: Transaction size is 1 byte.
25:24	WSIZE	General DMA write size
		Only valid when WADDR_FIX_EN = 1.
		0: Transaction size is 1 byte.
		1: Transaction size is 2 bytes.
		2: Transaction size is 4 bytes.
		3: Transaction size is 1 byte.
20	WRAP_SEL	Selects general DMA wrap
		0: Read pointer (source)
		1: Write pointer (destination)
18:16	BURST_LEN	General DMA burst length
		Valid value: 0^7 . The best case is to set it to 3 (4-8).
		0: 1-8
		1; 2-8
		2: 3-8
	11.0	3: 4-8
		4: 5-8
		5: 6-8
		6: 7-8
		7: 7-8
15	WRAP_EN	Enables general DMA wrap or double buffer
		Its priority is higher than RADDR_FIX_EN or WADDR_FIX_EN. If WRAP_EN=1 and WRAP_SEL=1, WADDR_FIX_EN will have no function. Likewise, if WRAP_EN=1 and WRAP_SEL=0, RADDR_FIX_EN will have no function. When FIX_EN=1 and WRAP_EN=1, WRAP_SEL can only be set to 1. The read side cannot be set to wrap.
		0: Disable
		1: Enable



Bit(s)	Name	Description
14:5	SLOW_CNT	General DMA slow-down counter
		Only slows down the read side; the overall throughput will also be reduced. Supports up to 1,023 cycles.
		0: 0 cycle
		1: 1 cycle
4	RADDR_FIX_EN	General DMA fixed read address
		When FIX_EN=1 or "WRAP_EN=1 and WRAP_SEL=0", this bit will not function. When this function is enabled, note the following limits on DMA:
		1. src_addr must be 8-byte aligned.
		2. The read transaction size depends on RSIZE.
		3. The burst length is always single.
		4. dst_addr must not be at EMI.
		0: Not fixed
		1: Fixed
3	WADDR_FIX_EN	General DMA fixed write address
		When "WRAP_EN=1 and WRAP_SEL=1", this bit will not function. When this function is enabled, note the following limits on DMA:
		1. dst_addr must be 8-byte aligned.
		2. The write transaction size depends on WSIZE.
	~ ()	3. The burst length is always single.
		4. dst_addr must not be at EMI.
		0: Not fixed
	4/0.	1: Fixed
2	SLOW_EN	Enables general DMA slow-down
		0: Disable
		1: Enable
1	FIX_EN	General DMA repeat inserting fixed pattern
		Its priority is higher than RADDR_FIX_EN, i.e. when FIX_EN=1, RADDR_FIX_EN will be ignored.
		0: Not use fixed pattern
		1: Use fixed pattern



3440809	С	CQ DMA G DMA 1 SRC AD General DMA Source Address Register DR													000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SRC_ADDR														
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SRC_/	ADDR							
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	-	
Bit(s)	Name	Description
31:0	SRC_ADDR	General DMA source address
		Can be any byte alignment. This address will be changed after each bus
		transaction. However, when RADDR FIX EN = 1, src addr must be 8-byte
		= = / = /
		aligned. When FIX_EN = 1, SRC_ADDR will be treated as FIX_PATTERN.

344080A0 CQ DMA G DMA 1 DST AD General DMA Destination Address Register 00100000 DR Bit 31 30 29 28 27 26 25 23 21 20 18 16 Name DST_ADDR RW Type Reset 0 0 0 Bit 14 13 12 11 10 9 8 5 1 0 Name DST_ADDR RW Type

Bit(s)	Name	Description
31:0	DST_ADDR	General DMA destination address

0

0

Can be any byte alignment. This address will be changed after each bus transaction. However, when WADDR_FIX_EN = 1, dst_addr must be 8-byte aligned.

Reset

0



Bit(s)	Name	Description

344080A	4	CQ_D	MA_G	DMA	1_LEN	<u>11</u> G	eneral	DMA	Transfe	er Leng	gth 1 R	egister	•		OF	FFFFF
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						LEN1										
Туре						RW										
Reset					1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								LE	N1							
Туре	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
27:0	LEN1	General DMA transfer length

Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.

When read fix and write wrap is set, LEN1 must be a multiple number of the byte number indicated by RSIZE.

0: 0 byte transfer

1: 1 byte transfer

344080A	8	CQ DI	MA G	DMA	1_LEN	<u>12</u> G	eneral	DMA	Transf	er Leng	gth 2 R	egister	•		00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						LEN2										
Туре						RW										
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								LEI	N2							
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit(s)	Name	Description
27:0	LEN2	General DMA transfer length
		Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.
		0: 0 byte transfer
		1: 1 byte transfer

344080AC <u>CQ_DMA_G_DMA_1_JUMP</u> General DMA Jump Address Register 000000000 ADDR

		ADDI														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								JUMP_	ADDR							
Туре		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								JUMP_	ADDR							
Туре								RV	N							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	JUMP_ADDR	General DMA end address
	7/0	Can be any byte alignment. Only valid when wrap_en = 1.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												INT_BU	IF_SIZE			



Туре								R	0			
Reset					0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	INT_BUF_SIZE	General DMA size of data in internal buffer

344080B4 <u>CQ_DMA_G_DMA_1_CONNE</u> General DMA Connect Register

		<u>CI</u>														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RATIO	DIR	CON	NECT
Туре													RW	RW	RV	W
Reset													0	0	0	0

Bit(s)	Name	Description
3	RATIO	General DMA request/ack connection ratio
	0	0: 1/2
	7//0	1: 1/1
2	DIR	General DMA request/ack connection direction
	100	0: req/ack connected to write side
		1: req/ack connected to read side
1:0	CONNECT	General DMA request/ack connection
		1, 2 and 3 are only valid when WADDR_FIX_EN = 1 or RADDR_FIX_EN = 1.
		0: No connection
		1: Connect set1 (req/ack)
		2: Connect set2 (req/ack)
		3: Connect set3 (req/ack)



344080B	8	CQ_DI	MA_G	<u>DMA</u>	<u>1_AXI</u>	<u>ATT</u> G	eneral	DMA	AXI At	tribute	Regis	ter			000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												WUSER		WCA	ACHE	
Туре												RW		R	W	
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RUSER		RCA	CHE	
Туре												RW		R	W	
Reset												0	0	0	0	0

Bit(s)	Name	Description
20	WUSER	General DMA AXI AWUSER signal
		0: Go through non-coherent bus
		1: Go through coherent bus. Set up this bit when the destination is SYSRAM.
19:16	WCACHE	General DMA AXI AWCACHE signal
4	RUSER	General DMA AXI ARUSER signal
		0: Go through non-coherent bus
	Y	1: Go through coherent bus. Set up this bit when the source is SYSRAM.
3:0	RCACHE	General DMA AXI ARCACHE signal

344080B	С	CQ DI	MA G	DMA	1 SEC	<u>EN</u> G	eneral	DMA:	Securit	y Enak	le Reg	ister			000	000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DOMAI N_EN		PDO	OMAIN_	CFG		DOMA	IN_CFG		SEC_EN
Туре							RW			RW			R	W		RW



Reset				0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9	DOMAIN_EN	Sets up apb domain value check enable
7:5	PDOMAIN_CFG	Sets up apb domain value
4:1	DOMAIN_CFG	Sets up axi domain value
0	SEC_EN	Controls security enable
		When the corresponding bit is set to 1, the corresponding channel will be treated as security channel.
		0: Disable
		1: Enable

344080C0 <u>CQ_DMA_G_DMA_1_APB_LA</u> General DMA Security Latch Address Register 000000000 TADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								LAT_A	ADDR							
Туре								R	0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LAT_ADDR															
Туре	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	LAT_ADDR	When any non-security transaction accesses DMA security zone and when R_VID or W_VID is not 1, DMA will latch the address of this transaction.

3	44080C	4	CQ_D	MA_G	DMA	1_AB0	<u>ORT</u> G	eneral	DMA S	Securit	y Abo	rt Regi	ster			000	00000
	Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Name	CLR		R_VID	W_VID				APB_A BORT								



Туре	WO		RO	RO				RO								
Reset	0		0	0				0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Туре																
Reset																

Bit(s)	Name	Description
31	CLR	SW writes 1 to CLR to clear R_VID, W_VID, and APB_ABORT to 0.
		0: Keep status
		1: Clear status
29	R_VID	Indicate that APB Read violation happens
28	W_VID	Indicate that APB Write violation happens
24	APB_ABORT	When APB read/write violation happens, this bit will be 1'b1

344080C8 <u>CQ_DMA_G_DMA_1_DCM_E</u> General DMA HW DCM Enable

		<u>N</u>														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DCM_E N
Туре																RW
Reset																1

Bit(s)	Name	Description
0	DCM_EN	Sets up GDMA HW DCM enable
		If dcm_en = 0, DMA will not auto gate the clock when DMA is idle.





344080D	0	CQ_DI	MA_G	DMA_	1_DEE	<u>sug</u> g	eneral	DMA	Debug						000	000013	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				RADI	DR_D				WADDR_D_LH								
Туре				R	0							R	0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				WAD	DR_D							R_CLR	WREQ	RREQ	W_Q_C LR	R_Q_C LR	
Туре				R	0							RO	RO	RO	RO	RO	
Reset	0	0 0 0 0 0 0 0 0										1	0	0	1	1	

Bit(s)	Name	Description
31:24	RADDR_D	
23:16	WADDR_D_LH	
15:8	WADDR_D	
4	R_CLR	
3	WREQ	
2	RREQ	
1	W_Q_CLR	
0	R_Q_CLR	XV

344080E)	CQ_DI	MA G	DMA	1 SRC	<u>AD</u> G	eneral	DMA:	Source	Addre	ss Reg	ister			000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														SRC_A	ADDR2	
Туре														R'	W	
Reset													0	0	0	0



Bit(s)	Name	Description
3:0	SRC_ADDR2	General DMA source address bit[32]

344080E4 <u>CQ_DMA_G_DMA_1_DST_AD</u> General DMA Destination Address Register 00000000 DR2

		DNZ														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														DST_A	DDR2	
Туре														R	W	
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	DST_ADDR2	General DMA destination address [32]

344080E8 CQ DMA G DMA 1 JUMP General DMA Jump Address Register 00000000 ADDR2 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

ы	31	30	23	20	27	20	23	24	23	22	21	20	19	10	17	10
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														JUMP_	ADDR2	
Туре														RV	W	
Reset																



Bit(s)	Name	Description
3:0	JUMP_ADDR2	General DMA jump address [32]

3440810	0	CQ_DI	MA_G	DMA_	2_INT	_FLAG	eneral	DMA	nterru	ıpt Fla	g Regis	ter			000	000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG
Туре																RW
Reset																0

Bit(s)	Name	Description
0	FLAG	This flag will be raised when DMA is finished.
		Write 0 to clear it.
		1. When normal operation is done, EN will be set from 1 to 0, and the interrupt flag will be set to 1.
		Set STOP=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.
	71	3. Set FLUSH=1 and operation will be done, then EN will be set from 1 to 0, and the interrupt flag will be set to 1.
		4. Set WARM_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.
		5. Set HARD_RST=1 and operation will be done, then EN will be set from 1 to 0, but the interrupt flag will not be set to 1.

3440810	4	CQ_D	CQ DMA G DMA 2 INT EN General DMA Interrupt Enable Register 30 29 28 27 26 25 24 23 22 21 20 19 18													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																



Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Туре																RW
Reset																0

Bit(s)	Name	Description
0	INTEN	Controls interrupt enable
		Only when this bit is set to 1 will the interrupt be sent to CPU to receive this interrupt. However, even without this bit set to 1, the flag can still be set to 1 when DMA is finished.
		0: Disable
		1: Enable

3440810	8	CQ_D	MA_G	DMA	<u>2_EN</u>	G	eneral	DMA	Enable	Regist	ter				000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Туре																RW
Reset																0

Bit(s)	Name	Description
0	EN	Enables general DMA
		Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset.
		0: Disable
		1: Enable



Bit(s)	Name	Description

3440810	440810C <u>CQ DMA G DMA 2 RST</u> General DMA Reset Register 000000														00000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_ RST	WARM _RST
Туре															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	General DMA hard reset (regardless of the current transaction)
		SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.
		0: Disable
		1: Enable
0	WARM_RST	General DMA warm reset (after the current transaction)
		SW sets WARM_RST to 1 and waits for EN to be 0, and HW auto sets WARM_RST back to 0 to finish the reset mechanism.
	7/0	0: Disable
		1: Enable

3440811	0	CQ_D	MA_G	DMA	2_STC	<u>)P</u> G	eneral	DMA:	Stop R	egister	•				000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



Name								PAUSE	STOP
Туре								RW	RW
Reset								0	0

Bit(s)	Name	Description
1	PAUSE	Pauses general DMA
		Set PAUSE to 1 to pause DMA and back to 0 to resume DMA.
		0: Disable
		1: Enable
0	STOP	Stops general DMA
		Set STOP to 1 to stop DMA and wait for EN to become 0 then set STOP back to 0 to finish the stop mechanism.
		When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA.
		0: Disable
		1: Enable

3440811	4	CQ_D	MA_G	DMA_	2 FLU	ISH G	eneral	DMA	Flush F	Registe	r				000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Туре																RW
Reset																0

Bit(s)	Name	Description
0	ELLICH	Elushes general DMA

Set FLUSH to 1 to stop DMA and allow DMA to flush its internal buffer residual data to the outer memory. After flush is finished, DMA will set EN to 0 to stop DMA. There may still be data not transferred (len may not be 0 after EN = 0).



Bit(s) Name	Description
	SW sets FLUSH to 1 and waits for EN to become 0 then set FLUSH back to 0 to finish the flush mechanism.
	Note: STOP and FLUSH cannot be set to 1 in the same operation.
	0: Disable
	1: Enable

34408118 <u>CQ DMA G DMA 2 CON</u> General DMA Control Register									000	00000						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			RS	IZE			WS	SIZE				WRAP_ SEL		В	BURST_LEN	
Type			R	W			R'	W				RW			RW	
Reset			0	0			0	0				0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WRAP_ EN		SLOW_CNT RADDR WADD SINGLE R_FIX_E R_F						SLOW_ EN	FIX_EN						
Туре	RW					R	W					RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
29:28	RSIZE	General DMA read size
	7/0	Only valid when RADDR_FIX_EN = 1.
		0: Transaction size is 1 byte.
	100	1: Transaction size is 2 bytes.
		2: Transaction size is 4 bytes.
		3: Transaction size is 1 byte.
25:24	WSIZE	General DMA write size
		Only valid when WADDR_FIX_EN = 1.
		0: Transaction size is 1 byte.
		1: Transaction size is 2 bytes.
		2: Transaction size is 4 bytes.
		3: Transaction size is 1 byte.



Bit(s)	Name	Description
20	WRAP_SEL	Selects general DMA wrap
		0: Read pointer (source)
		1: Write pointer (destination)
18:16	BURST_LEN	General DMA burst length
		Valid value: 0^{-7} . The best case is to set it to 3 (4-8).
		0: 1-8
		1: 2-8
		2: 3-8
		3: 4-8
		4: 5-8
		5: 6-8
		6: 7-8
		7: 7-8
15	WRAP_EN	Enables general DMA wrap or double buffer
		Its priority is higher than RADDR_FIX_EN or WADDR_FIX_EN. If WRAP_EN=1 and WRAP_SEL=1, WADDR_FIX_EN will have no function. Likewise, if WRAP_EN=1 and WRAP_SEL=0, RADDR_FIX_EN will have no function. When FIX_EN=1 and WRAP_EN=1, WRAP_SEL can only be set to 1. The read side cannot be set to wrap.
		0: Disable
	XV	1: Enable
14:5	SLOW_CNT	General DMA slow-down counter
	7/0	Only slows down the read side; the overall throughput will also be reduced. Supports up to 1,023 cycles.
		0: 0 cycle
		1: 1 cycle
4	RADDR_FIX_EN	General DMA fixed read address
		When FIX_EN=1 or "WRAP_EN=1 and WRAP_SEL=0", this bit will not function. When this function is enabled, note the following limits on DMA:
		1. src_addr must be 8-byte aligned.
		2. The read transaction size depends on RSIZE.
		3. The burst length is always single.
		4. dst_addr must not be at EMI.
		0: Not fixed



Bit(s)	Name	Description
		1: Fixed
3	WADDR_FIX_EN	General DMA fixed write address
		When "WRAP_EN=1 and WRAP_SEL=1", this bit will not function. When this function is enabled, note the following limits on DMA:
		1. dst_addr must be 8-byte aligned.
		2. The write transaction size depends on WSIZE.
		3. The burst length is always single.
		4. dst_addr must not be at EMI.
		0: Not fixed
		1: Fixed
2	SLOW_EN	Enables general DMA slow-down
		0: Disable
		1: Enable
1	FIX_EN	General DMA repeat inserting fixed pattern
		Its priority is higher than RADDR_FIX_EN, i.e. when FIX_EN=1, RADDR_FIX_EN will be ignored.
		0: Not use fixed pattern
		1: Use fixed pattern

3440811C CQ DMA G DMA 2 SRC AD General DMA Source Address Register 000000000

		<u>DK</u>)										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SRC_ADDR															
Type		RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC_ADDR															
Туре	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SRC ADDR	General DMA source address



Bit(s)	Name	Description
		Can be any byte alignment. This address will be changed after each bus transaction. However, when RADDR_FIX_EN = 1, src_addr must be 8-byte aligned. When FIX_EN = 1, SRC_ADDR will be treated as FIX_PATTERN.

34408120 CQ DMA G DMA 2 DST AD General DMA Destination Address Register 00100000 DR 30 Bit DST_ADDR Name RW Type Reset 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 14 13 12 11 10 9 8 4 0 Bit Name DST_ADDR RW Туре Reset 0 0

Bit(s)	Name	Description
31:0	DST_ADDR	General DMA destination address
		Can be any byte alignment. This address will be changed after each bus transaction. However, when WADDR_FIX_EN = 1, dst_addr must be 8-byte aligned.

3440812	4	CQ D	MA G	DMA	2_LEN	<u> 11</u> G	eneral	DMA :	Transfe	er Leng	th 1 R	egister	•		0F	FFFFFF
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										LE	N1					
Туре										R	W					
Reset					1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								LEI	N1							
Туре	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1



Bit(s)	Name	Description
27:0	LEN1	General DMA transfer length
		Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.
		When read fix and write wrap is set, LEN1 must be a multiple number of the byte number indicated by RSIZE.
		0: 0 byte transfer
		1: 1 byte transfer

3440812	8	CQ_D	MA_G	DMA	2_LEN	<u>12</u> G	eneral	DMA	Transf	er Len	gth 2 R	egister			000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							1			LE	N2					•
Туре									X	R	W					
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								LE	N2							
Туре								R	W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27:0	LEN2	General DMA transfer length
	, 00/10	Can be any byte alignment. This number will decrease when data are fetched from the source side. This number also indicates how many data have not been delivered.
		0: 0 byte transfer
		1: 1 byte transfer

3440812	C CQ DMA G DMA 2 JUMP General DMA Jump Address Register 00000 ADDR												00000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								JUMP_	ADDR							
Туре								R	W							



Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								JUMP_	ADDR							
Туре								R۱	N							·
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	JUMP_ADDR	General DMA end address
		Can be any byte alignment. Only valid when wrap_en = 1.

CQ DMA G DMA 2 INT_BU General DMA Internal Buffer Size Register 34408130 00000000

		F_SIZE														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												INT_BU	JF_SIZE			
Туре												R	0			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	INT_BUF_SIZE	General DMA size of data in internal buffer

34408134 CQ_DMA_G_DMA_2_CONNE General DMA Connect Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RATIO	DIR	CONI	NECT
Туре													RW	RW	R\	W
Reset													0	0	0	0

Bit(s)	Name	Description
3	RATIO	General DMA request/ack connection ratio
		0: 1/2
		1: 1/1
2	DIR	General DMA request/ack connection direction
		0: req/ack connected to write side
		1: req/ack connected to read side
1:0	CONNECT	General DMA request/ack connection
		1, 2 and 3 are only valid when WADDR_FIX_EN = 1 or RADDR_FIX_EN = 1.
		0: No connection
		1: Connect set1 (req/ack)
		2: Connect set2 (req/ack)
		3: Connect set3 (req/ack)

34408138	CQ DMA G DMA 2 AXIATT General DMA AXI Attribute Register

		<u>K</u>														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												WUSER		WCA	CHE	
Туре												RW		R\	W	
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RUSER		RCA	CHE	
Туре												RW		R\	W	
Reset												0	0	0	0	0



Bit(s)	Name	Description
20	WUSER	General DMA AXI AWUSER signal
		0: Go through non-coherent bus
		1: Go through coherent bus. Set up this bit when the destination is SYSRAM.
19:16	WCACHE	General DMA AXI AWCACHE signal
4	RUSER	General DMA AXI ARUSER signal
		0: Go through non-coherent bus
		1: Go through coherent bus. Set up this bit when the source is SYSRAM.
3:0	RCACHE	General DMA AXI ARCACHE signal

3440813	С	CQ_DI	MA_G	<u>DMA</u>	2 SEC	<u>EN</u> G	eneral	DMA:	Securit	ty Enak	ole Reg	ister			000	000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DOMAI N_EN		PDO	OMAIN_	CFG		DOMA	IN_CFG		SEC_EN
Туре							RW			RW			R'	W		RW
Reset							0		0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9	DOMAIN_EN	Sets up apb domain value check enable
7:5	PDOMAIN_CFG	Sets up apb domain value
4:1	DOMAIN_CFG	Sets up axi domain value
0	SEC_EN	Controls security enable
		When the corresponding bit is set to 1, the corresponding channel will be treated as security channel.
		0: Disable
		1: Enable



34408140	0	CQ DMA G DMA 2 APB_LA General DMA Security Latch Address Register 000000000 TADDR														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		LAT_ADDR														
Туре		RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		LAT_ADDR														
Туре		RO														

Bit(s)	Name	Description
31:0	LAT_ADDR	When any non-security transaction accesses DMA security zone and when R_VID or W_VID is not 1, DMA will latch the address of this transaction.

3440814	4	CQ_D	MA_G	DMA	2_AB(<u>ORT</u> G	eneral	DMA:	Securit	y Abo	rt Regi	ster			000	00000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CLR		R_VID	W_VID				APB_A BORT								
Туре	wo		RO	RO				RO								
Reset	0		0	0				0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Туре																
Reset																

Bit(s)	Name	Description
31	CLR	SW writes 1 to CLR to clear R_VID, W_VID, and APB_ABORT to 0.
		0: Keep status
		1: Clear status
29	R_VID	Indicate that APB Read violation happens
28	W_VID	Indicate that APB Write violation happens



Bit(s)	Name	Description
24	APB_ABORT	When APB read/write violation happens, this bit will be 1'b1

3440814	8	CQ DMA G DMA 2 DCM E General DMA HW DCM Enable N											000	00001		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DCM_E N
Туре																RW
Reset																1

Bit(s)	Name	Description
0	DCM_EN	Sets up GDMA HW DCM enable
		If dcm_en = 0, DMA will not auto gate the clock when DMA is idle.

3440815	0	CQ_D	MA_G	DMA	2 DEE	<u>sug</u> G	eneral	DMA	Debug						000	00013	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				RADI	DR_D			WADDR_D_LH									
Туре	RO									RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				WAD	DR_D							R_CLR	WREQ	RREQ	W_Q_C LR	R_Q_C LR	
Туре				R	0							RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0				1	0	0	1	1	



Bit(s)	Name	Description	
31:24	RADDR_D		
23:16	WADDR_D_LH		
15:8	WADDR_D		
4	R_CLR		
3	WREQ		
2	RREQ		
1	W_Q_CLR		
0	R_Q_CLR		

34408160 <u>CQ_DMA_G_DMA_2_SRC_AD</u> General DMA Source Address Register 000000000 <u>DR2</u>

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														SRC_A	DDR2	
Туре														R	W	
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	SRC_ADDR2	General DMA source address bit[32]

34408164 <u>CQ_DMA_G_DMA_2_DST_AD</u> General DMA Destination Address Register 000000000 <u>DR2</u>

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														DST_A	DDR2	
Туре														R\	W	
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	DST_ADDR2	General DMA destination address [32]

34408168 <u>CQ DMA G DMA 2 JUMP</u> General DMA Jump Address Register

		<u>ADDR</u>	<u>2</u>													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Туре																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														JUMP_	ADDR2	
Туре														R	W	
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	JUMP_ADDR2	General DMA jump address [32]









Exhibit 1 Terms and Conditions

Your access to and use of this document and the information contained herein (collectively this "Document") is subject to your (including the corporation or other legal entity you represent, collectively "You") acceptance of the terms and conditions set forth below ("T&C"). By using, accessing or downloading this Document, You are accepting the T&C and agree to be bound by the T&C. If You don't agree to the T&C, You may not use this Document and shall immediately destroy any copy thereof.

This Document contains information that is confidential and proprietary to MediaTek Inc. and/or its affiliates (collectively "MediaTek") or its licensors and is provided solely for Your internal use with MediaTek's chipset(s) described in this Document and shall not be used for any other purposes (including but not limited to identifying or providing evidence to support any potential patent infringement claim against MediaTek or any of MediaTek's suppliers and/or direct or indirect customers). Unauthorized use or disclosure of the information contained herein is prohibited. You agree to indemnify MediaTek for any loss or damages suffered by MediaTek for Your unauthorized use or disclosure of this Document, in whole or in part.

MediaTek and its licensors retain titles and all ownership rights in and to this Document and no license (express or implied, by estoppels or otherwise) to any intellectual propriety rights is granted hereunder. This Document is subject to change without further notification. MediaTek does not assume any responsibility arising out of or in connection with any use of, or reliance on, this Document, and specifically disclaims any and all liability, including, without limitation, consequential or incidental damages.

THIS DOCUMENT AND ANY OTHER MATERIALS OR TECHNICAL SUPPORT PROVIDED BY MEDIATEK IN CONNECTION WITH THIS DOCUMENT, IF ANY, ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. MEDIATEK SPECIFICALLY DISCLAIMS ALL WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, COMPLETENESS OR ACCURACY AND ALL WARRANTIES ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. MEDIATEK SHALL NOT BE RESPONSIBLE FOR ANY MEDIATEK DELIVERABLES MADE TO MEET YOUR SPECIFICATIONS OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.

Without limiting the generality of the foregoing, MediaTek makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does MediaTek assume any liability arising out of the application or use of any product, circuit or software. You agree that You are solely responsible for the designing, validating and testing Your product incorporating MediaTek's product and ensure such product meets applicable standards and any safety, security or other requirements.

The above T&C and all acts in connection with the T&C or this Document shall be governed, construed and interpreted in accordance with the laws of Taiwan, without giving effect to the principles of conflicts of law.