



# MT793X IoT SDK for SDIO Slave

## User Guide

Version: 0.4  
Release date: 2021-08-01

Use of this document and any information contained therein is subject to the terms and conditions set forth in [Exhibit 1](#). This document is subject to change without notice.

## Version History

Version	Date	Description
0.1	2021-03-24	Initial Draft release
0.2	2021-03-31	<p>Chapter 1: Introduction</p> <p>1.1: delete unused feature</p> <p>1.2: new section "Block Diagram"</p> <p>1.6: add more description in Step 3,4,6</p> <p>Chapter 2: Quick Question (New chapter)</p> <p>Chapter 6: SDIO Slave TX/Host RX</p> <p>6.1: delete the unused field in GPD</p> <p>Chapter 7: SDIO Slave RX/Host TX</p> <p>7.1: delete the unused field in GPD</p> <p>Chapter 11: APPENDIX</p> <p>11.add new section "SDIO Slave CR"</p>
0.3	2021-4-01	<p>Chapter 1</p> <p>1.6 :</p> <p>Add comment for every step to label host action or slave action</p> <p>Add note for step 5,6</p> <p>Chapter 2:</p> <p>Answer for the meeting question.</p> <p>Chapter 6: SDIO Slave TX/Host RX</p> <p>6.2: add more description and modify contents</p> <p>Chapter 7: SDIO Slave RX/Host TX</p> <p>7.2: add more description and modify contents</p> <p>Delete Chapter 10: SDIO API</p> <p>API with its parameters will list in Doxygen files</p>
0.4	2021-08-01	<p>Add Hyperlink</p> <p>Modify description(add description and delete unsupported feature)</p> <p>List the tables and figures</p>

## Table of Contents

<b>VERSION HISTORY .....</b>	<b>2</b>
<b>TABLE OF CONTENTS .....</b>	<b>3</b>
<b>1 INTRODUCTION .....</b>	<b>5</b>
1.1 FEATURES .....	5
1.2 BLOCK DIAGRAM.....	6
1.3 FUNCTIONS DESCRIPTION .....	7
1.4 SIGNAL PINS.....	7
1.5 SDIO SLAVE PINMUX.....	8
1.6 SDIO SLAVE FIRMWARE FLOW OVERVIEW .....	9
<b>2 QUICK QUESTION .....</b>	<b>12</b>
<b>3 SDIO SLAVE PROBE PROCEDURE .....</b>	<b>14</b>
<b>4 SDIO DRIVER OWN PROCEDURE .....</b>	<b>15</b>
<b>5 SDIO CARD TO HOST INTERRUPT .....</b>	<b>16</b>
5.1 ENABLE HOST INTERRUPT .....	16
5.1.1 CCCR IEN1 .....	16
5.1.2 WHLPCR.....	17
5.1.3 WHIER .....	17
<b>6 SDIO SLAVE TX/HOST RX.....</b>	<b>18</b>
6.1 SDIO SLAVE TX / HOST RX FLOW .....	19
6.2 COMMAND 53 HOST RX PACKET FORMAT .....	20
6.2.1 Byte Mode .....	20
<b>7 SDIO SLAVE RX/HOST TX.....</b>	<b>22</b>
7.1 SDIO SLAVE RX / HOST TX FLOW .....	23
7.2 COMMAND 53 HOST TX PACKET FORMAT .....	24
7.2.1 Byte Mode .....	24
7.2.2 Block Mode.....	24
<b>8 SDIO MAILBOX .....</b>	<b>25</b>
<b>9 SDIO SLAVE FIRMWARE OWN.....</b>	<b>26</b>
9.1 FIRMWARE OWN FLOW .....	26
<b>10 APPENDIX .....</b>	<b>27</b>
10.1 HOST DOMAIN CR .....	27
10.2 SDIO SLAVE CR.....	39
<b>EXHIBIT 1 TERMS AND CONDITIONS .....</b>	<b>83</b>

## List of Figures

Figure 1 Block diagram .....	6
Figure 2 Signal connections to 4-bit SDIO cards.....	7
Figure 3 Procedure of SDIO slave TRX .....	9
Figure 4 Format of CMD52 .....	12
Figure 5 Format of CMD52 response .....	12
Figure 6 Mechanism of SDIO slave TRX.....	13
Figure 7 Procedure of Driver Own.....	15
Figure 8 Procedure of enabling card to host interrupt.....	16
Figure 9 CCCR .....	17
Figure 10 Procedure of SDIO slave TX .....	19
Figure 11 SDIO host RX byte mode .....	20
Figure 12 SDIO host RX block mode .....	20
Figure 13 Procedure of SDIO Slave RX.....	23
Figure 14 SDIO host TX byte mode.....	24
Figure 15 SDIO host TX block mode .....	24
Figure 16 Mailbox.....	25
Figure 17 Procedure of SDIO slave firmware own.....	26

## List of Tables

Table 1 SDIO pin definitions .....	7
Table 2 SDIO slave pinmux .....	8
Table 3 CCCR IENx .....	16

## 1 Introduction

---


The Secure Digital Input/Output (SDIO) card is based on and compatible with the SD (Secure Digital) memory card. The controller fully supports the SD memory card bus protocol as defined in SD Memory Card Specification Part 1 Physical Layer Specification version 2.0 and SDIO Specification version 2.0.

SDIO provides high-speed data IO with low power consumption. The SDIO module provides an SDIO2.0 card interface connected to the host and can support multiple speed modes including default speed mode and high speed mode.

### 1.1 Features

- SDIO 2.0 basic features
  - 1-bit and 4-bit SD data transfer modes
  - Default mode: Variable clock rate 0-25 MHz, up to 12.5 Mbps interface speed (using 4 parallel data lines)
  - High-Speed mode: Variable clock rate 0-50 MHz, up to 25 Mbps interface speed (using 4 data lines)
- CR and data port access
  - Supports control register (CR) port single read/write access (AHB slave)
  - Supports data port single and burst read/write access (AHB master)
  - Only support SDIO function 1
- DMA function
  - One Tx channel and two Rx channels
  - Moves Tx data from HIF buffer to SYSRAM, TCM
  - Moves Rx data or firmware prepared data from SYSRAM, TCM to HIF buffer

## 1.2 Block Diagram



**Figure 1 Block diagram**

- The SD bus is connected to the SDIO host.
- The AHB master bus is for SDIO DMA to issue AHB transaction with address to get or give data
- The AHB slave bus is for MT793X MCU to access control CR of the slave module
- Sdctl\_whdcr contains host domain control registers which can be accessed by host CMD53 or CMD52 only.


For probe procedure, it can be completed by sdctl\_sdio1 and sdctl\_cis\_buf. It does not need the firmware to handle it.

Note that the AHB bus is ready when bootrom finishes.

## 1.3 Functions Description

From the external view, the SDIO interface mainly includes the SD bus and AHB master and slave. The AHB master is used for DMA operations and the AHB slave is used for register access from the MCU. The SD bus provides an interface for SD specification.

## 1.4 Signal Pins



**Figure 2 Signal connections to 4-bit SDIO cards**

**Table 1 SDIO pin definitions**

Pin	Name	SD 4-bit mode		SD 1-bit mode	
1	SDIO_DAT3	DAT[3]	Data line3	N/C	Not used
2	SDIO_CMD	CMD	Command line	CMD	Command line
3	VSS1	VSS1	Ground	VSS1	Ground
4	VDD	VDD	Supply voltage	VDD	Supply voltage
5	SDIO_CLK	CLK	Clock	CLK	Clock
6	VSS2	VSS2	Ground	VSS2	Ground
7	SDIO_DAT0	DAT[0]	Data line0	DATA	Data line
8	SDIO_DAT1	DAT[1]	Data line1 or interrupt	IRQ	Interrupt
9	SDIO_DAT2	DAT[2]	Data line2	RW	Not used

## 1.5 SDIO Slave Pinmux

As shown in the following figure, the MT793x SDIO slave uses GPIO 6 to 11. Before performing any SDIO operation for the slave controller, GPIO 6 to 11 must be set to ALT 1. The default pinmux setting is ALT1.

**Table 2 SDIO slave pinmux**

GPIOR	FUN	Description
GPIOR 6	ALT fun 1	IO:SDIO_CLK
GPIOR 7	ALT fun 1	B1:SDIO_CMD
GPIOR 8	ALT fun 1	B1:SDIO_DAT0
GPIOR 9	ALT fun 1	B1:SDIO_DAT1
GPIOR 10	ALT fun 1	B1:SDIO_DAT2
GPIOR 11	ALT fun 1	B1:SDIO_DAT3



## 1.6 SDIO Slave Firmware Flow Overview




Figure 3 Procedure of SDIO slave TRX

This section describes a simple software flow of SDIO TX/RX

## 1. Slave: SDIO slave initialization

### 1.1. Call API `hal_sdio_slave_init(HAL_SDIO_SLAVE_PORT_0)`

#### 1.1.1. SDIO slave hardware setting

#### 1.1.2. Clear SDIO slave queue and reset

#### 1.1.3. SDIO Slave Interrupt Setting

##### 1.1.3.1. Enable INT and decide which interrupt event can trigger the MT793X

##### 1.1.3.2. NVIC setting

### 1.2 Register callback for INT: `hal_sdio_slave_register_callback`

## 2. Host: For the card probe procedure, refer to [chapter 3](#).

## 3. Slave: SDIO Slave Driver own

To access all driver control register, the host should request driver own

### 3.1. The host requests driver own bit.(Write **WHLPCR**. DRV\_CLR\_FW\_OWN\_by command 53 )

### 3.2. The firmware sets own back bit in the interrupt handler. (This is done by handler - `sdio_slave_isr`)

### 3.3. The driver checks whether driver own is successful. (Read **WHLPCR**. W\_FW\_OWN\_REQ\_SET\_\_by command53 )

See more information in [chapter 4](#).

## 4. Host: For host enable Interrupt, refer to [chapter 5](#).

Call `sdio_claim_irq(func, my_sdio_interrupt)` to enable CCCR, which can be done before DRV\_OWN

Set **WHLPCR[0]** to 1, which can be done before DRV\_OWN

Set **WHIER** to 0x00000087, which must be done after DRV\_OWN

## 5. Slave: The firmware prepares TRX buffer and trigger card to host INT

### 5.1. Slave RX: call `hal_sdio_slave_receive_dma`

### 5.2. Slave TX: call `hal_sdio_slave_send_dma`

See more information in [chapter 6](#) and [chapter 7](#).

## 6. Host: The host enters interrupt handler and checks INT Status

After finishing Step 4, the host catches the corresponding card to host interrupt event, and runs into handler.

If the firmware calls `hal_sdio_slave_receive_dma`, **WHISR**.TX\_DONE\_INT\_ is asserted.

### 6.1. Check INT status bit by command53 to read **WHISR**.

### 6.2. The host reads **WTSRO** to get packet number by command 53 before the host sends data.

- 6.3. The host writes data to **WTDR1** by command53; the slave receives data, and DMA pushes data to specific address automatically.
- 6.4. Once DMA completes the operation, **TX1\_RDY** is asserted from the SDIO controller to MCU, and runs handler to clear status and the controller calls the callback registered by **hal\_sdio\_slave\_register\_callback**.

See more information in [chapter 7](#).

Note 1: **TX1\_RDY** means the host transmits data completely, and the MT793X can handle buffer received from the host. Please refer to 10.2 **HWFTE0SR**.

Note 2: Step 6.4 is performed by the firmware, not by the host.

If the firmware calls **hal\_sdio\_slave\_send\_dma**, **WHISR**, RX1\_DONE\_INT or RX0\_DONE\_INT is asserted.

- 6.5. Check INT status bit by command53 to read **WHISR**.
- 6.6. The host reads **WRPLR** to get packet length by command 53 before the host reads data.
- 6.7. The host reads data to **WRDR0** or **WRDR1** by command53; the slave sends data, and DMA gets data from specific address automatically
- 6.8. Once DMA completes the operation, RX0\_DONE / RX1\_DONE is asserted from the SDIO controller to MCU and the controller calls the callback registered by **hal\_sdio\_slave\_register\_callback**.

See more information in [chapter 6](#).

Note 1: **RX0\_DONE / RX1\_DONE** means the host receives data completely, and the MT793X can clean the buffer that contains data sent from the host. Please refer to 10.2 . **HWFRE0SR**.

Note 2: Step 6.4 is performed by the firmware, not by the host

7. Repeat Step 5 and Step 6 for SDIO slave TX /RX

A brief description is provided in [chapter 2 “How do the host and slave do flow control to TRX”](#)

## 2 Quick Question

What is host domain CR?

A: Host domain CR means the control registers which can only be accessed by CMD52 and CMD53. CMD53 and CMD52 with a specific address can be used to communicate with the SDIO slave. Please refer to 10.1. Section 1.6 shows the flow for SDIO TRX.

What is GPD (general purpose descriptor) format?

A: The GPD format is a data structure that provides the SDIO controller the information about where it should take or get data from by DMA. The maximum data length in a GPD is limited to 4092 bytes.

What is DRV\_OWN?


A: DRV\_OWN is a mechanism for the host to get full control of the host domain CR. Refer to Section 1.6 to check how it works.

What is the limitation of CMD53 TRX?


A: The data size requested by CMD53 with block mode must be the multiple of the block size. For the host TX, the host software should pad 0 at the end of data. For the host RX, padding is automatically done by the SDIO controller.

Can CMD52 read or write 4-byte data?

A: No, CMD52 does not use the DAT pin. Data is transferred by the CMD pin. CMD52 only reads or writes 8-bit data defined in SPEC.




**Figure 4 Format of CMD52**



**Figure 5 Format of CMD52 response**

How do the host and slave perform TRX flow control?

A: Refer to the following figure for details of the TRX flow.



**Figure 6 Mechanism of SDIO slave TRX**

- 1 Call `hal_sdio_slave_receive_dma` or `hal_sdio_slave_send_dma`
  - Set Destination or source address in GPD for DMA
  - Trigger card to Host Interrupt
- 2 Host run into handler and check interrupt status.
- 3 TX\_DONE\_INT asserted :
  - Following the step 6.2 & 6.3 in section 1.6
  - step 6.3 will trigger DMA to get data from Buffer and push data to bus.
 RX0\_DONE / RX1\_DONE asserted:
  - Following the step 6.6 & 6.7 in section 1.6
  - step 6.7 will trigger DMA to get data from bus and push data to buffer.
- 4 Once the DMA operations have been completed, SDIO controller triggers interrupt to CM33.
  - Slave checked Status in `sdio_slave_isr`
  - `sdio_slave_isr` will call your own callback which registered by `hal_sdio_slave_register_callback`
  - your own callback may:
    1. Clearing the buffer, if RX0\_DONE/RX1\_DONE asserted. (Host CMD53 RX completed) Then doing 3.
    2. Manipulating data , if TX1\_RDY asserted. (Host CMD53 TX completed) Then doing 3.
    3. Call `hal_sdio_slave_receive_dma` or `hal_sdio_slave_send_dma` to repeat TRX

### 3 SDIO Slave Probe Procedure

---

The SDIO slave hardware is ready as soon as the MT793X powers on (refer to [1.2](#)). The default pinmux values of GPIO6 to 11 are also configured to the SDIO slave. The host can perform the probe sequence without firmware setting. Follow the standard procedure in Spec in order to complete the probe sequence successfully. The Linux kernel module has already implemented the sequence. When the card is inserted into the host slot, the host triggers Linux to run the probe procedure.

Once the probe procedure is complete, the block size is set to 256, which is the maximum block size of the MT793X, and the bus width is 4-bit by default in Linux.

## 4 SDIO Driver Own Procedure

When the host gets the driver own bit, it can get full control of the SDIO slave. The default status is firmware own. That is, the host must request the driver own bit first before data read or write. This chapter describes how to get the driver own bit.

After power on reset, the SDIO slave is controlled by the firmware and only limited registers are accessible normally; other registers are read with value 0 and written without function. When the host driver wants to get full control of the SDIO controller registers, it has to set `FW_OWN_REQ_CLR` to send an interrupt to the firmware. The firmware then sets `FW_OWN_BACK_INT` to give ownership to the host driver and informs the host that the host is ready to access all registers including data port.

The driver own flow is describe in [Section 1.6](#).




Figure 7 Procedure of Driver Own

## 5 SDIO Card to Host Interrupt

The SDIO slave controller can trigger interrupt to the host by DAT[1]. The host should set CCCR and write host domain CR to enable interrupt. After enabling interrupt, the host runs handler if it is registered.



**Figure 8 Procedure of enabling card to host interrupt**

### 5.1 Enable Host Interrupt

When the host wants to handle card to host interrupt, pay attention to the three types of registers introduced in the following sections.

#### 5.1.1 CCCR IEN1

The Card Common Control Register (CCCR) allows quick host checking and provides control of enabling I/O card and interrupts on a per card (master) and per function basis. The host should set IEN1 to 1.

**Table 3 CCCR IENx**

Addr: Field	Type	Description
04h: IENx	R/W	Interrupt Enable for Function x. If this bit is cleared to 0, any interrupt from this function shall not be sent to the host. If this bit is set to 1, then this function's interrupt shall be sent to the host if the master Interrupt Enable (bit 0) is also set to 1



0x02	I/O Enable	IOE7	IOE6	IOE5	IOE4	IOE3	IOE2	IOE1	RFU
0x03	I/O Ready	IOR7	IOR6	IOR5	IOR4	IOR3	IOR2	IOR1	RFU
0x04	Int Enable	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENM

Figure 9 CCCR

### 5.1.2 WHLPCR

When WHLPCR[0] is set, the card to host interrupt can be sent to the host. The meaning of bits of WHLPCR can refer to [APPENDIX 10.1](#).

### 5.1.3 WHIER

WHIER controls which interrupt event can trigger interrupt from the slave controller to the host. If the host does not set WHIER, the corresponding event does not generate interrupt to the host. The meaning of bits of WHIER can be in [APPENDIX 10.1](#).

Note: All of the above registers should be set, if the host wants to receive card to host interrupt.

## 6 SDIO Slave TX/Host RX

---

The software is expected to issue sufficient length of blocks/bytes to receive the RX packet(s) queuing in the SDIO controller, with the RX-packet length reported by either RX port read. **The SDIO controller pads 0 to the remaining part of the command data after all expected RX packets are received by the host.**

If the host driver knows that there is RX packet data to be received, it could issue a CMD53 with byte mode or block mode RX command to receive all RX data whose packet length has been read. Otherwise, it could wait for interrupt RX\_DONE\_INT to read **WRPLR** to get RX packet number and all the RX packet lengths, and then issues a CMD53 to read port for reading data from the slave.

**Note that the whole RX packet should be received within a transaction by one CMD53. The packet can not be cut to be transmitted by two or more commands.** In normal mode, the host should reserve enough space for all RX packet data with RX lengths reported in the previous length reading. The maximum length of data is 4092.

The legal format for command 53 Read Data is shown in [6.2](#).

## 6.1 SDIO Slave TX / Host RX Flow

### 1. Slave TX:

Prepare slave TX buffer and trigger INT

➔ Call `hal_sdio_slave_send_dma`

### 2. Host RX:

The host enters handler and checks INT Status

➔ Check INT status bit by command53 to read WHISR (WHISR.RX1\_DONE\_INT or RX0\_DONE\_INT will be asserted)


CMD53 RX Flow

➔ The host reads packet length by command 53 before the host receives data

Packet length can be obtained from reading WRPLR

➔ The host reads data to WRDR0 or WRDR1 by command53; the slave sends data, and DMA gets data from specific address automatically

➔ Once DMA completes the operation, RX0\_DONE / RX1\_DONE is asserted from the SDIO controller to MCU and the controller calls the callback registered by `hal_sdio_slave_register_callback`.



**Figure 10 Procedure of SDIO slave TX**

Note: **RX0\_DONE / RX1\_DONE** means the host receives data completely, and the MT793X can clean the buffer that contains data sent from the host. Please refer to 10.2 . "HWFRE0SR"

## 6.2 Command 53 Host RX Packet Format

### 6.2.1 Byte Mode

As mentioned above, the whole RX packet must be received within a transaction by one CMD53 with byte mode. When calling CMD53, the SDIO controller copies data from the buffer to queue by DMA and sends data to the host.




Figure 11 SDIO host RX byte mode

As mentioned above, the whole RX packet must be received within a transaction by one CMD53. Due to hardware limitation, after the data size is requested by the host via CMD53, if the data size is not the multiple of the block size, the data should be padded to 0. Padding 0 is automatically done by the SDIO controller.




Figure 12 SDIO host RX block mode

Note that each packet should not be cut within transaction boundary. To achieve this, padding is needed if the (concatenated) packet length cannot fit into a complete SDIO data transition.

Mediatek Confidential

## 7 SDIO Slave RX/Host TX

---

If the host driver knows that there are available buffers for transmission, it could issue a CMD53 with byte mode or block mode TX command to transmit all data. It could wait for interrupt TX\_DONE\_INT to read **WTSR0** to get TX packet count, and then issues CMD53 with TX command. Note that the whole TX packet should be transmitted within a transaction by one CMD53. The packet can not be cut to be transmitted by two or more commands. Therefore, the host driver must pad 0 at the end of data to make the packet to be the multiple of block size so that the data can be transmitted in one command.

Padding at the tail of the packet is used to inform the SDIO controller of the end of the packet. The header, placed at the beginning of the packet, is 4-byte data that describes the size of a packet. The maximum length of data is 4092. **The length information in header in each TX packet is used to inform the SDIO controller if the data transfer is completed.**

The legal format for command53 write Data is shown in [7.2](#).

## 7.1 SDIO Slave RX / Host TX Flow

### 1. Slave RX:

Prepare slave RX buffer and trigger INT

➔ Call `hal_sdio_slave_receive_dma`

### 2. Host TX:

The host enters handler and checks INT Status

➔ Check INT status bit by command53 to read WHISR (WHISR.TX\_DONE\_INT will be asserted)


CMD53 TX Flow

➔ The host reads packet number by command 53 before the host sends data

Packet number can be obtained from reading WTSR0

➔ The host writes data to WTDR1 by command53, the slave receives data, and DMA pushes data to specific address automatically.

➔ Once DMA completes the operation, **TX1\_RDY** is asserted from the SDIO controller to MCU, and runs handler to clear status and the controller calls the callback registered by `hal_sdio_slave_register_callback`.



**Figure 13 Procedure of SDIO Slave RX**

Note: **TX1\_RDY** means the host transmits data completely, and the MT793X can handle buffer received from the host. Please refer to 10.2 "HWFTQSR".

## 7.2 Command 53 Host TX Packet Format

### 7.2.1 Byte Mode

As mentioned above, the whole TX packet must be sent within a transaction by one CMD53 with byte mode. When calling CMD53, the host pushes data to queue and the SDIO controller DMA sends data to buffer. The destination address of DMA is described in GPD. The host software adds a 4-byte header at the beginning of the data that describes data length.




Figure 14 SDIO host TX byte mode

### 7.2.2 Block Mode

The whole RX packet must be sent within a transaction by one CMD53. Due to hardware limitation, after the data size is requested by the host via CMD53, if the data size is not the multiple of block size, the data is padded to 0. The host software should pad 0 at the end of data and add a 4-byte header at the beginning of data that describes data length.




Figure 15 SDIO host TX block mode



## 8 SDIO Mailbox

The mailbox mechanism is used for firmware and host driver communication. However, the mailbox also needs to coordinate with software interrupt to complete the mechanism. First, the host driver or firmware sets the appropriate mailbox content and then sets the software interrupt to inform the opposite. Whenever the opposite receives the interrupt and finds the interrupt source is software interrupt, it checks the mailbox.

There are two mailboxes and they are unidirectional. The way the mailbox works is similar to handshake and depends on the software usage.




Figure 16 Mailbox

## 9 SDIO Slave Firmware Own

If the host does not want to access the SDIO controller, it could give ownership to the firmware by setting `FW_OWN_REQ_SET` to inform the firmware. If there is no other task to executed, the firmware could disable all unnecessary clocks and go to sleep mode. If the host wants to wake up the SDIO controller, it could set `FW_OWN_REQ_CLR` as specified in Chapter 3.




Figure 17 Procedure of SDIO slave firmware own

### 9.1 Firmware Own Flow

The host driver writes WHLPCR. `W_FW_OWN_REQ_SET` by CMD53 to set firmware own bit.

## 10 APPENDIX

### 10.1 Host Domain CR

Module name: SDIO\_SLV Base address: (+0x0000000)

Address	Name	Width	Register Function
00000000	<u>WCIR</u>	32	WLAN Chip ID Register
00000004	<u>WHLPCR</u>	32	WLAN HIF Low Power Control Register
0000000C	<u>WHCR</u>	32	WLAN HIF Control Register
00000010	<u>WHISR</u>	32	WLAN HIF Interrupt Status Register
00000014	<u>WHIER</u>	32	WLAN HIF Interrupt Enable Register
00000020	<u>WASR</u>	32	WLAN Abnormal Status Register
00000024	<u>WSICR</u>	32	WLAN Software Interrupt Control Register
00000028	<u>WTSR0</u>	32	WLAN TX Status Register
0000002C	<u>WTSR1</u>	32	WLAN TX Status Register
00000034	<u>WTDR1</u>	32	WLAN TX Data Register 1
00000050	<u>WRDR0</u>	32	WLAN RX Data Register 0
00000054	<u>WRDR1</u>	32	WLAN RX Data Register 1
00000070	<u>H2DSM0R</u>	32	Host to Device Send Mailbox 0 Register
00000074	<u>H2DSM1R</u>	32	Host to Device Send Mailbox 1 Register
00000078	<u>D2HRM0R</u>	32	Device to Host Receive Mailbox 0 Register
0000007C	<u>D2HRM1R</u>	32	Device to Host Receive Mailbox 1 Register
00000090	<u>WRPLR</u>	32	WLAN RX Packet Length Register

00000000	<u>WCIR</u>												WLAN Chip ID Register				00106630			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name	DEVICE_STATUS										W_FUNC_RDY	POR_INDICATOR	REVISION_ID							
Type	RO										RO	W1C	RO							
Reset	0	0	0	0	0	0	0	0			0	1	0	0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	CHIP_ID																			
Type	RO																			
Reset	0	1	1	0	0	1	1	0	0	0	1	1	0	0	0	0				

Bit(s)	Name	Description
31:24	DEVICE_STATUS	These status bits are defined by users and could be read by host driver via SDIO bus interface. For example, watch dog reset status could be one that could be read by host driver even when there is no AHB clock in SDIO controller.
21	W_FUNC_RDY	Indicate that WLAN functional block has finished its initial procedure and it is ready for normal operation. _x000D_ This is a sticky bit of HWFCR.W_FUNC_RDY. _x000D_

Bit(s)	Name	Description
20	POR_INDICATOR	Driver will keep polling this bit on initialization. Once after FW is ready and set corresponding bit in FW, driver can do following control to FW. _x000D_ 0: WLAN functional block is not ready for normal operation. 1: WLAN functional block is ready for normal operation. _x000D_ <b>This bit indicates a reset occurs including external pin reset, power detect reset, power on reset, SDIO CCCR(0x06).Bit[3] reset (only in SDIO). _x000D_</b> Write 1 to clear this bit. Write 0 is meaningless. _x000D_
19:16	REVISION_ID	Revision ID _x000D_
15:0	CHIP_ID	Chip ID _x000D_

00000004      **WHLPCR**      WLAN HIF Low Power Control Register      00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							W_FW _OWN _REQ _CLR	W_FW _OWN _REQ _SET							W_INT _EN_CL R	W_INT _EN_SE T
Type							W1S	W1S							W1S	W1S
Reset							0	0							0	0

Bit(s)	Name	Description
9	W_FW_OWN_REQ_CLR	Write 1 to this bit to request firmware to return the ownership of chip WLAN function to host driver. Write 0 has no meaning (Refer chapter "Power management" for details). _x000D_ Read always return 0. _x000D_
8	W_FW_OWN_REQ_SET	This bit will be set on initial, or by firmware written 1 to HWFICR. FW_OWN_BACK_INT_SET or any driver-domain WLAN interrupts. Write 1 to this bit to transfer ownership of chip WLAN function to firmware. Write 0 has no meaning (Refer chapter "Power management" for details). Host driver should set this bit to give ownership to firmware only when host driver has ownership. _x000D_  Read will get the status of WLAN_DRV_OWN. _x000D_ WLAN_DRV_OWN indicates that software driver has the ownership of chip WLAN sub-system. _x000D_ 0: WLAN driver doesn't have ownership 1: WLAN driver has ownership _x000D_
1	W_INT_EN_CLR	Write 0 has no meaning, and write 1 to clear WLAN interrupt enable signal. _x000D_ Read always return 0. _x000D_
0	W_INT_EN_SET	Write 0 has no meaning, and write 1 to set WLAN interrupt enable signal. _x000D_ Read will get the status of W_INT_EN. _x000D_

Bit(s)	Name	Description
		<p>_x000D_  W_INT_EN indicates the current value of WLAN interrupt enable signal.  This enable signal is used for controlling the output of WLAN interrupt signal. _x000D_  0: WLAN interrupt can't output to host.  1: WLAN interrupt can output to host. _x000D_</p>

0000000C		WHCR		WLAN HIF Control Register												00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																RX_ENHANCE_MODE	
Type																RW	
Reset																0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			MAX_HIF_RX_LEN_NUM										RPT_OWN_RX_PACKET_LEN	RCV_MAILBOX_RD_CLR_EN	W_INT_CLR_CTL		
Type			RW										RW	RW	RW		
Reset			0	0	0	0	0	0					0	0	0		

Bit(s)	Name	Description
16	RX_ENHANCE_MODE	<p><b>Enable the read of TX count status, RX length, and mailbox information in RX packet enhance mode. Refer chapter 3.4 for more details. _x000D_</b>  0: disable RX packet enhance mode  1: Enable the read of TX count status, RX length, and mailbox information in RX packet enhance mode. _x000D_</p>
13:8	MAX_HIF_RX_LEN_NUM	<p><b>The maximum number of SDIO controller to report the per-queue RX packets length via INT/ RX enhance mode. _x000D_</b>  0: report entire 64 RX packets length in the same RX queue without limitation.  Others (N): report at most N RX packet lengths for each RX queue</p>
3	RPT_OWN_RX_PACKET_LEN	<p><b>This field is to control the rx packet report length and structure during enhance mode. If this bit is set to 1, each rx queue can report its own length according to the setting in WPLRCR. Also, the total report length would be changed if this bit is set. Host driver should parse the enhance mode status according to the length setting in WPLRCR to get correct information.</b>  0: disable the function that each rx queue can report its own packet length and the maximal report length is constrained by max_hif_rx_len_num field in WHCR  1: enable the function that each rx queue can report its own packet length and the maximal report length can be different by each queue according to the setting in WPLRCR</p>
2	RCV_MAILBOX_RD_CLR_EN	<p><b>This is to control whether the received mail-box (D2HRM0R, D2HRM1R) will be read cleared or not (this include read from enhance mode structure). _x000D_</b></p>

Bit(s)	Name	Description
1	W_INT_CLR_CTRL	1: read clear 0: no effect after read_x000D_ <b>This bit is used to select the clear mechanism of WLAN interrupt status (WHISR)._x000D_</b> 0: Read clear 1: Write 1 clear_x000D_

00000010		WHISR				WLAN HIF Interrupt Status Register										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	D2H_SW_INT																
Type	RC																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	D2H_SW_INT								FW_O WN_B ACK_IN T	ABNOR MAL_I NT		RX3_D ONE_I NT	RX2_D ONE_I NT	RX1_D ONE_I NT	RX0_D ONE_I NT	TX_DO NE_INT	
Type	RC								RC	RO		RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	

Bit(s)	Name	Description
31:8	D2H_SW_INT	<b>This field is used for software interrupt for WLAN function in FW to host driver direction._x000D_</b> WLAN firmware writes 1s to HWFICR.Bit[31:8] will set corresponding bit field._x000D_
7	FW_OWN_BACK_INT	<b>Firmware has returned the ownership to host driver. This field is set with driver own-back only.</b> Firmware write 1 to HWFICR. Bit[4] will set this bit.
6	ABNORMAL_INT	<b>Abnormal event interrupt._x000D_</b> The abnormal status will be shown in WASR, which includes_x000D_ Data overflow of WLAN TX0 and TX1 port._x000D_ Data underflow of WLAN RX0 and RX1 port._x000D_ FW_OWN_INVALID_ACCESS_x000D_
4	RX3_DONE_INT	<b>When any of the RX length data of RX3 is existed in HIF RX length FIFO, this bit will be asserted._x000D_</b>
3	RX2_DONE_INT	<b>When any of the RX length data of RX2 is existed in HIF RX length FIFO, this bit will be asserted._x000D_</b>
2	RX1_DONE_INT	<b>When any of the RX length data of RX1 is existed in HIF RX length FIFO, this bit will be asserted._x000D_</b>
1	RX0_DONE_INT	<b>When any of the RX length data of RX0 is existed in HIF RX length FIFO, this bit will be asserted._x000D_</b>
0	TX_DONE_INT	<b>If WTSR0 or WTSR1 is not 0, this bit will be set._x000D_</b> 0: WTSR0 and WTSR1 is 0. 1: WTSR0 or WTSR1 is not 0._x000D_

00000014		<u>WHIER</u>														WLAN HIF Interrupt Enable Register														00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16															

Name	D2H_SW_INT_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_SW_INT_EN								FW_OWN_BACK_INT_EN	ABNORMAL_INT_EN		RX3_DONE_INT_EN	RX2_DONE_INT_EN	RX1_DONE_INT_EN	RX0_DONE_INT_EN	TX_DONE_INT_EN
Type	RW								RW	RW		RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0

Bit(s)	Name	Description
31:8	D2H_SW_INT_EN	<b>WLAN host interrupt output control bits._x000D_</b> If any bit is _x000D_ 0: Mask the WLAN related bit interrupt output, corresponding bits will be still written to WHISR without triggering interrupt. 1: Enable the WLAN related bit interrupt output._x000D_
7	FW_OWN_BACK_INT_EN	<b>WLAN host interrupt output control bits._x000D_</b> If any bit is _x000D_ 0: Mask the WLAN related bit interrupt output, corresponding bits will be still written to WHISR without triggering interrupt. 1: Enable the WLAN related bit interrupt output._x000D_
6	ABNORMAL_INT_EN	<b>WLAN host interrupt output control bits._x000D_</b> If any bit is _x000D_ 0: Mask the WLAN related bit interrupt output, corresponding bits will be still written to WHISR without triggering interrupt. 1: Enable the WLAN related bit interrupt output._x000D_
4	RX3_DONE_INT_EN	<b>WLAN host interrupt output control bits._x000D_</b> If any bit is _x000D_ 0: Mask the WLAN related bit interrupt output, corresponding bits will be still written to WHISR without triggering interrupt. 1: Enable the WLAN related bit interrupt output._x000D_
3	RX2_DONE_INT_EN	<b>WLAN host interrupt output control bits._x000D_</b> If any bit is _x000D_ 0: Mask the WLAN related bit interrupt output, corresponding bits will be still written to WHISR without triggering interrupt. 1: Enable the WLAN related bit interrupt output._x000D_
2	RX1_DONE_INT_EN	<b>WLAN host interrupt output control bits._x000D_</b> If any bit is _x000D_ 0: Mask the WLAN related bit interrupt output, corresponding bits will be still written to WHISR without triggering interrupt. 1: Enable the WLAN related bit interrupt output._x000D_
1	RX0_DONE_INT_EN	<b>WLAN host interrupt output control bits._x000D_</b> If any bit is _x000D_ 0: Mask the WLAN related bit interrupt output, corresponding bits will be still written to WHISR without triggering interrupt. 1: Enable the WLAN related bit interrupt output._x000D_
0	TX_DONE_INT_EN	<b>WLAN host interrupt output control bits._x000D_</b> If any bit is _x000D_ 0: Mask the WLAN related bit interrupt output, corresponding bits will be still written to WHISR without triggering interrupt. 1: Enable the WLAN related bit interrupt output._x000D_

**00000020      WASR      WLAN Abnormal Status Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																FW_OWN_INVALID_ACCESS
Type																RC
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RX3_UNDERFLOW	RX2_UNDERFLOW	RX1_UNDERFLOW	RX0_UNDERFLOW							TX1_OVERFLOW	TX0_OVERFLOW
Type					RC	RC	RC	RC							RC	RC
Reset					0	0	0	0							0	0

Bit(s)	Name	Description
16	FW_OWN_INVALID_ACCESS	It will be asserted when register other than WCIR, WHLPCR, WSPICSR, WSDIOCSR, WEHPICSR, and firmware download relative registers are accessed when FW own = 1 It is purely for host driver debug purpose.
11	RX3_UNDERFLOW	Data underflow of WLAN RX3 port. _x000D_
10	RX2_UNDERFLOW	Data underflow of WLAN RX2 port. _x000D_
9	RX1_UNDERFLOW	Data underflow of WLAN RX1 port. _x000D_
8	RX0_UNDERFLOW	Data underflow of WLAN RX0 port. _x000D_
1	TX1_OVERFLOW	Data overflow of WLAN TX1 port. _x000D_
0	TX0_OVERFLOW	Data overflow of WLAN TX0 port. _x000D_

**00000024      WSICR      WLAN Software Interrupt Control Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_SW_INT_SET															
Type	W1S															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
31:16	H2D_SW_INT_SET	Host driver writes 1s will set HWFISR. HOST_DRIVER_INT. Write 0 is meaningless. Read always return 0. This is used as a communication between FW to driver, with interrupt functionality to SDIO controller.

**00000028      WTSRO      WLAN TX Status Register      00000000**



Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TQ3_CNT								TQ2_CNT							
Type	RC								RC							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TQ1_CNT								TQ0_CNT							
Type	RC								RC							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	TQ3_CNT	This field indicates the released packet count of TQ3 during two WTSR0 read access._x000D_
23:16	TQ2_CNT	This field is cleared by read operation. Write has no meaning._x000D_
15:8	TQ1_CNT	This field indicates the released packet count of TQ2 during two WTSR0 read access._x000D_
7:0	TQ0_CNT	This field is cleared by read operation. Write has no meaning._x000D_
		This field indicates the released packet count of TQ1 during two WTSR0 read access._x000D_
		This field is cleared by read operation. Write has no meaning._x000D_
		This field indicates the released packet count of TQ0 during two WTSR0 read access._x000D_
		This field is cleared by read operation. Write has no meaning._x000D_

0000002C      WTSR1      WLAN TX Status Register      00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TQ7_CNT								TQ6_CNT							
Type	RC								RC							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TQ5_CNT								TQ4_CNT							
Type	RC								RC							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	TQ7_CNT	This field indicates the released packet count of TQ7 during two WTSR0 read access._x000D_
23:16	TQ6_CNT	This field is cleared by read operation. Write has no meaning._x000D_
15:8	TQ5_CNT	This field indicates the released packet count of TQ6 during two WTSR0 read access._x000D_
7:0	TQ4_CNT	This field is cleared by read operation. Write has no meaning._x000D_
		This field indicates the released packet count of TQ5 during two WTSR1 read access._x000D_
		This field is cleared by read operation. Write has no meaning._x000D_
		This field indicates the released packet count of TQ4 during two WTSR1 read access._x000D_
		This field is cleared by read operation. Write has no meaning._x000D_

**00000034      WTDR1      WLAN TX Data Register 1      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX1_DATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX1_DATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TX1_DATA	<b>TX1 write data port. Read always return 0._x000D_</b> Data must be padded to multiples of block when the data to write is more than the size of a single block. Writing data with multiple blocks in one transaction and the remaining in another with byte mode is prohibited._x000D_

**00000050      WRDR0      WLAN RX Data Register 0      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX0_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX0_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RX0_DATA	<b>RX0 read data port. Write has no effect._x000D_</b> The RX0 data port support data aggregation. Driver should read the entire RX packets by last SDIO controller indicated information. The number of total RX aggregation packets is restricted by WHCR. MAX_HIF_RX_LEN_NUM._x000D_ (details is in chapter 3.1):_x000D_ Length to read must be extended to multiples of block when the data to read is more than the size of a single block. Reading data with multiple blocks in one transaction and the remaining in another with byte mode is prohibited._x000D_ Also as long as host driver knows the total available packet number and length via enhanced interrupt response and/or RX packet enhanced mode, host driver must read all RX packets in a single transaction. Reading for partial packets is prohibited either._x000D_

Bit(s)	Name	Description
--------	------	-------------

00000054      **WRDR1**      **WLAN RX Data Register 1**      00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX1_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX1_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	RX1_DATA	<p><b>RX1 read data port. Write has no effect. _x000D_</b></p> <p>The RX1 data port support data aggregation. Driver should read the entire RX packets by last SDIO controller indicated information. The number of total RX aggregation packets is restricted by WHCR.</p> <p>MAX_HIF_RX_LEN_NUM. _x000D_ (details is in chapter 3.1): _x000D_ _x000D_</p> <p>Data length to read must be extended to multiples of block when the data to read is more than the size of a single block. Reading data with multiple blocks in one transaction and the remaining in another with byte mode is prohibited. _x000D_ _x000D_</p> <p>Also as long as host driver knows the total available packet number and length via enhanced interrupt response and/or RX packet enhanced mode, host driver must read all RX packets in a single transaction. Reading for partial packets is prohibited either. _x000D_</p>

00000070      **H2DSM0R**      **Host to Device Send Mailbox 0 Register**      00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_SM0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	H2D_SM0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	H2D_SM0	<p><b>This register is used by host driver to transmit data to SDIO controller, which will be updated to H2DRM0R and read by FW. _x000D_</b></p>

**00000074      H2DSM1R      Host to Device Send Mailbox 1 Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_SM1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	H2D_SM1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	H2D_SM1	This register is used by host driver to transmit data to SDIO controller, which will be updated to H2DRM1R and read by FW. _x000D_

**00000078      D2HRM0R      Device to Host Receive Mailbox 0 Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_RM0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_RM0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	D2H_RM0	This register is used by host driver to receive data from SDIO controller, which is updated through D2HSM0R by FW. _x000D_ The property of RO/ RC is by control of WHCR. RECV_MAILBOX_RD_CLR_EN bit. _x000D_

**0000007C      D2HRM1R      Device to Host Receive Mailbox 1 Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_RM1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_RM1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	D2H_RM1	This register is used by host driver to receive data from SDIO controller, which is updated through D2HSM1R by FW. _x000D_ The property of RO/ RC is by control of WHCR. RECV_MAILBOX_RD_CLR_EN bit. _x000D_

00000080      **D2HRM2R**      Device to Host Receive Mailbox 2 Register      00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_RM2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_RM2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	D2H_RM2	This register is used by host driver to receive data from SDIO controller, which is updated through D2HSM2R by FW. For synchronization of hardware, it is recommended to read this register more than once to give more host clock cycles to device to get the latest result, especially for EHPI interface. _x000D_ Note that this register could be read when there is no AHB clock, i.e. host driver could get this message when chip is in low power mode. _x000D_

00000090      **WRPLR**      WLAN RX Packet Length Register      00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX1_PACKET_LENGTH															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX0_PACKET_LENGTH															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	RX1_PACKET_LENGTH	This register is used to get the next RX packet length in the RX1 length FIFO, which is updated by FW HWRQ1CR. _x000D_ When this field is read, it will report only 1 RX packet length in this RX queue, and at most 1 packet will return by next RX port read. _x000D_
15:0	RX0_PACKET_LENGTH	This register is used to get the next RX packet length in the RX0 length FIFO, which is updated by FW HWRQ0CR. _x000D_ When this field is read, it will report only 1 RX packet length in this RX queue, and at most 1 packet will return by next RX port read. _x000D_

Mediatek Confidential

## 10.2 SDIO Slave CR

Address	Name	Width	Register Function
38130000	<u>HGFCR</u>	32	HIF Global Firmware Configuration Register
38130004	<u>HGFISR</u>	32	HIF Global Firmware Interrupt Status Register
38130008	<u>HGFIER</u>	32	HIF Global Firmware Interrupt Enable Register
3813001C	<u>HGH2DR</u>	32	HIF Global Host to Device Register
38130100	<u>HWFISR</u>	32	HIF WLAN Firmware Interrupt Status Register
38130104	<u>HWFIER</u>	32	HIF WLAN Firmware Interrupt Enable Register
38130110	<u>HWFTE0SR</u>	32	HIF WLAN Firmware TX Event 0 Status Register
38130120	<u>HWFTE0ER</u>	32	HIF WLAN Firmware TX Event 0 Enable Register
38130130	<u>HWFRE0SR</u>	32	HIF WLAN Firmware RX Event 0 Status Register
38130134	<u>HWFRE1SR</u>	32	HIF WLAN Firmware RX Event 1 Status Register
38130140	<u>HWFRE0ER</u>	32	HIF WLAN Firmware RX Event 0 Enable Register
38130144	<u>HWFRE1ER</u>	32	HIF WLAN Firmware RX Event 1 Enable Register
38130150	<u>HWFICR</u>	32	HIF WLAN Firmware Interrupt Control Register
38130154	<u>HWFCR</u>	32	HIF WLAN Firmware Control Register
38130158	<u>HWTDCR</u>	32	HIF WLAN TX DMA Control Register
3813015C	<u>HWTPCCR</u>	32	HIF WLAN TX Packet Count Control Register
38130164	<u>HWFTQ1SAR</u>	32	HIF WLAN Firmware TX Queue 1 Start Address Register
38130180	<u>HWFRQ0SAR</u>	32	HIF WLAN Firmware RX Queue 0 Start Address Register
38130184	<u>HWFRQ1SAR</u>	32	HIF WLAN Firmware RX Queue 1 Start Address Register
381301A0	<u>H2DRM0R</u>	32	Host to Device Receive Mailbox 0 Register
381301A4	<u>H2DRM1R</u>	32	Host to Device Receive Mailbox 1 Register
381301A8	<u>D2HSM0R</u>	32	Device to Host Send Mailbox 0 Register
381301AC	<u>D2HSM1R</u>	32	Device to Host Send Mailbox 1 Register
381301C0	<u>HWRQ0CR</u>	32	HIF WLAN RX Queue 0 Control Register
381301C4	<u>HWRQ1CR</u>	32	HIF WLAN RX Queue 1 Control Register
381301EC	<u>HWFIODR</u>	32	HIF WLAN Firmware GPD IOC bit Disable Register

**38130000 HGFCR HIF Global Firmware Configuration Register 40020041**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SW_SEL_CLKBLC	SW_SET_CLK_NONBLC	PAD_CR_SET_BY_FW	PB_HCLK_DIS	EHPI_HCLK_DIS	SPI_HCLK_DIS	SDIO_HCLK_DIS						FORCE_SD_HS	HCLK_NO_GATED	INT_TEST_CYC_MASK
Type		RW	RW	RW	RW	RW	RW	RW						RW	RW	RW
Reset		1	0	0	0	0	0	0						0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						SDCTL_BSY	CARD_I18V	HINT_AS_FW_OB		SDIO_PIO_SEL	EHPI_MODE	SPI_MODE		DB_HIF_SEL		
Type						RO	RW	RW		RO	RO	RO		RO		
Reset						0	0	0		1	0	0		0	0	1

Bit(s)	Name	Description
30	SW_SEL_CLKBLC	<p>SW enables this bit to take over the control of balance and non-balance sd clock for pad macro. The need for non-balance sd clock for pad macro is due to tight output timing specification. The default setting is controlled by the hardware to decide the clock balance. However, we keep the flexibility for SW to decide the balance or nonbalance clock tree for the SDIO pad macro.</p> <p>0: The balance/non-balance sd clock for pad macro is controlled by HW</p> <p>1: The balance/non-balance sd clock for pad macro is controlled by SW</p>
29	SW_SET_CLK_NONBLC	<p>SW enables this bit to use balance and non-balance sd clock for pad macro.</p> <p>0: Use balance sd clock for pad macro</p> <p>1: Use non-balance sd clock for pad macro</p>
28	PAD_CR_SET_BY_FW	<p>Enable the pad macro control register test mode. Firmware writes this bit and then firmware gets the ownership to access these pad macro control registers.</p> <p>0: Pad macro control register set by host driver (normal mode)</p> <p>1: Pad macro control register set by firmware (test mode)</p>
27	PB_HCLK_DIS	<p>It is used to disable the AHB clock for PIO-Based function design. It would be set when PIO-Based function is not used in some specific configuration. Otherwise, PIO-Based function cannot work normally.</p>



Bit(s)	Name	Description
		0: AHB clock is not disabled 1: Disable AHB clock
26	EHPI_HCLK_DIS	<b>It is used to disable the AHB clock for EHPI interface. It would be set when EHPI is not used in some specific configuration. Otherwise, EHPI cannot work normally.</b> 0: AHB clock is not disabled 1: Disable AHB clock
25	SPI_HCLK_DIS	<b>It is used to disable the AHB clock for SPI interface. It would be set when SPI is not used in some specific configuration. Otherwise, SPI cannot work normally.</b> 0: AHB clock is not disabled 1: Disable AHB clock
24	SDIO_HCLK_DIS	<b>It is used to disable the AHB clock for SDIO1 interface. It would be set when SDIO is not used in some specific configuration. Otherwise, SDIO cannot work normally.</b> 0: AHB clock is not disabled 1: Disable AHB clock
18	FORCE_SD_HS	<b>Note that we also provide card capability setting method to force high speed, you may use external effuse or r/w interface to enable this function according to IP configuration.</b> 0: SDIO is in the operation mode specified in EHS of CCCR 1: FORCE SDIO to operate in high speed despite the value of EHS of CCCR
17	HCLK_NO_GATED	0: SDIO controller would gate some part of AHB clock inside automatically for the unused period 1: AHB clock inside SDIO controller would always turn-on
16	INT_TER_CYC_MASK	<b>This field is used to determine should SDIO drive high to bus bit1 during the interrupt termination cycle.</b> 0 : always drive high during the termination cycle 1: drive high during the termination cycle only it is in interrupt period.
10	SDCTL_BUSY	<b>Indicate SDIO controller busy or not.</b> 0: SDIO controller is not busy 1: SDIO controller is still busy
9	CARD_IS_18V	<b>Firmware write 1 to this field to show the voltage switch process is done and the card is in 1.8v state.</b> 0: card is not in 1.8v state 1: card is in 1.8v state (UHS mode)

Bit(s)	Name	Description
8	HINT_AS_FW_OB	<b>Use interrupt to host as a firmware own back control</b>  0: Host interrupt to host would NOT trigger firmware own back  1: Host interrupt to host would trigger firmware own back
6	SDIO_PIO_SEL	<b>Host interface for SDIO PIO-Based function in used</b>  0: SDIO PIO mode is not used  1: SDIO PIO mode is used
5	EHPI_MODE	<b>This bit indicates that if EHPI8-mode or EHPI16-mode is used.</b>  0: EHPI16-mode of EHPI is used  1: EHPI8-mode of EHPI is used.
4	SPI_MODE	<b>This bit indicates that if TI-mode or Motor-mode is used.</b>  0: Motor-mode of SPI is used  1: TI-mode of SPI is used.
2:0	DB_HIF_SEL	<b>Host interface for DMA-Based function in used;</b>  0x1: SDIO1  0x2: SPI  0x4: EHPI

38130004		HGFISR				HIF Global Firmware Interrupt Status Register											00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name					SD1_SE T_DS_I NT	SD1_SE T_XTAL _UPD_I NT	CHG_T O_18V _REQ_I NT	CRC_ER ROR_I NT	PB_INT	DB_INT	SDIO_S ET_AB	SDIO_S ET_RES	DRV_S ET_PB IOE	DRV_S ET_DB IOE	DRV_C LR_PB IOE	DRV_C LR_DB _IOE		
Type					W1C	W1C	W1C	W1C	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C		
Reset					0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
11	SD1_SET_DS_INT	<p><b>This bit is for SDIO interface only.</b></p> <p>If host set the CCCR deep sleep register, this bit would be set. After firmware detected this event, it can know the information that host want device to enter deep sleep mode.</p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless.</p>
10	SD1_SET_XTAL_UPD_INT	<p><b>This bit is for SDIO interface only.</b></p> <p>If host set the CCCR xtal frequency update register, this bit would be set. After firmware detected this event, it can know the information that host has updated the xtal frequency. Firmware can then read HGH2DR to know the updated frequency value.</p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless.</p>
9	CHG_TO_18V_REQ_INT	<p><b>Host send command 11 to request device to change voltage to 1.8v. Firmware receives the interrupt or polling the status to start the voltage switch. After the voltage switch is done, firmware would write the card is in 1.8v status to HGFCR</b></p>
8	CRC_ERROR_INT	<p><b>The status bit of TX data port CRC error interrupt.</b></p>
7	PB_INT	<p><b>The status bit of PIO-Based function firmware interrupt.</b></p>
6	DB_INT	<p><b>The status bit of DMA-Based function firmware interrupt.</b></p>
5	SDIO_SET_ABT	<p><b>SDIO write 1 to SDIO CCCR.ABORT to abort transaction. After firmware detected this event, the TX and RX queue should be stop by firmware and the data in buffer should be discarded.</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless.</p>
4	SDIO_SET_RES	<p><b>SDIO write 1 to SDIO CCCR.RES to assert software reset. After firmware detected this event, it should disable the sub-systems on SDIO interface.</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless.</p>
3	DRV_SET_PB_IOE	<p><b>This bit is for SDIO interface only.</b></p> <p>If host set the CCCR.IOE bit of PIO-Based functional block, this bit will be set. After firmware detected this event, it should enable sub-system which uses PIO-Based function.</p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless.</p>
2	DRV_SET_DB_IOE	<p><b>This bit is for SDIO interface only.</b></p> <p>If host set the CCCR.IOE bit of DMA-Based functional block, this bit will be set. After firmware detected this event, it should enable sub-system which uses DMA-Based function.</p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless.</p>
1	DRV_CLR_PB_IOE	<p><b>This bit is for SDIO interface only.</b></p> <p>If host clear the CCCR.IOE bit of PIO-Based functional block, this bit will be set. After firmware detected this event, it should disable sub-system which uses PIO-Based function.</p>

Bit(s)	Name	Description
0	DRV_CLR_DB_IOE	<p>Firmware can clear this bit by write 1. Write 0 is meaningless.</p> <p><b>This bit is for SDIO interface only.</b></p> <p>If host clear the CCCR.IOE bit of DMA-Based functional block, this bit will be set. After firmware detected this event, it should disable sub-system which uses DMA-Based function.</p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless.</p>

**38130008 HGFIER HIF Global Firmware Interrupt Enable Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					SD1_SE T_DS_I NT_EN	SD1_SE T_XTAL _UPD_I NT_EN	CHG_T O_18V _REQ_I NT_EN	CRC_ER ROR_I NT_EN	PB_INT _EN	DB_INT _EN	SDIO_S ET_ABT _INT_E N	SDIO_S ET_RES _INT_E N	DRV_S ET_PB _IOE_IN T_EN	DRV_S ET_DB _IOE_IN T_EN	DRV_C LR_PB _IOE_IN T_EN	DRV_C LR_DB _IOE_I NT_EN
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11	SD1_SET_DS_INT_EN	<p><b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b></p> <p>If the related bit is _x000D_</p> <p>0: Disable the related bit interrupt output.</p> <p>1: Enable the related bit interrupt output._x000D_</p>
10	SD1_SET_XTAL_UPD_INT_EN	<p><b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b></p> <p>If the related bit is _x000D_</p> <p>0: Disable the related bit interrupt output.</p> <p>1: Enable the related bit interrupt output._x000D_</p>
9	CHG_TO_18V_REQ_INT_EN	<p><b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b></p> <p>If the related bit is _x000D_</p>

Bit(s)	Name	Description
		0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
8	CRC_ERROR_INT_EN	<b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
7	PB_INT_EN	<b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
6	DB_INT_EN	<b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
5	SDIO_SET_ABT_INT_EN	<b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
4	SDIO_SET_RES_INT_EN	<b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
3	DRV_SET_PB_IOE_INT_EN	<b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
2	DRV_SET_DB_IOE_INT_EN	<b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b> If the related bit is _x000D_

Bit(s)	Name	Description
1	DRV_CLR_PB_IOE_INT_EN	<p>0: Disable the related bit interrupt output.</p> <p>1: Enable the related bit interrupt output._x000D_</p> <p><b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b></p> <p>If the related bit is _x000D_</p> <p>0: Disable the related bit interrupt output.</p> <p>1: Enable the related bit interrupt output._x000D_</p>
0	DRV_CLR_DB_IOE_INT_EN	<p><b>Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR._x000D_</b></p> <p>If the related bit is _x000D_</p> <p>0: Disable the related bit interrupt output.</p> <p>1: Enable the related bit interrupt output._x000D_</p>

38130100	HWFISR				HIF WLAN Firmware Interrupt Status Register												00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	H2D_SW_INT																	
Type	W1C																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name			RX_EVENT_1	RX_EVENT_0				TX_EVENT_0				WR_TIMER_OUT_INT	RD_TIMER_OUT_INT	D2HSM2R_RD_INT	DRV_CLR_FW_OWN	DRV_SET_FW_OWN		
Type			RO	RO				RO				W1C	W1C	W1C	W1C	W1C		
Reset			0	0				0				0	0	0	0	0		

Bit(s)	Name	Description
31:16	H2D_SW_INT	<p><b>This field is used for software interrupt for WLAN function._x000D_</b></p> <p>Host driver write 1s to WSICR [31:16] will set corresponding bit field._x000D_</p>
13	RX_EVENT_1	<p><b>If there is any interrupt asserted in HWFRE1SR, this bit will be asserted. The bit will be de-asserted after software driver clears the interrupt event in HWFRE1SR.</b></p>
12	RX_EVENT_0	<p><b>If there is any interrupt asserted in HWFRE0SR, this bit will be asserted. The bit will be de-asserted after software driver clears the interrupt event in HWFRE0SR.</b></p>

Bit(s)	Name	Description
8	TX_EVENT_0	If there is any interrupt asserted in HWFTE0SR, this bit will be asserted. The bit will be de-asserted after software driver clears the interrupt event in HWFTE0SR.
4	WR_TIMEOUT_INT	If host write data and device cannot receive the data well in pre-defined period, the write timeout interrupt will be triggered. Firmware should receive the write timeout interrupt and tx_overflow interrupt simultaneously.
3	RD_TIMEOUT_INT	If host read data and device cannot prepare the data well in pre-defined period, the timeout interrupt will be triggered. Firmware should receive the timeout interrupt and rx_underflow interrupt simultaneously.
2	D2HSM2R_RD_INT	This interrupt would be set when host read the D2HRM2R register. Note that for pre-read of EHPI function, this interrupt would be set if host write the D2HRM2R register despite D2HRM2R is a read-only register. _x000D_
1	DRV_CLR_FW_OWN	If software driver write 1 to "WHLPCR.FW_OWN_REQ_CLR", this bit will be set to 1, and it means software driver want firmware to return the ownership of WLAN sub-system. Firmware must wake-up WLAN sub-system from sleep mode and write 1 to HWFICR.FW_OWN_BACK_INT_SET._x000D_  Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_
0	DRV_SET_FW_OWN	If software driver write 1 to "WHLPCR.FW_OWN_REQ_SET", this bit will be set to 1, and it means software driver transfer the ownership of WLAN sub-system to firmware. Firmware can force WLAN sub-system into sleep mode._x000D_  Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_

<b>38130104</b>	<b>HWFIER</b>	<b>HIF WLAN Firmware Interrupt Enable Register</b>														<b>00000000</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_SW_INT_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			RX_EVENT_1_INT_EN	RX_EVENT_0_INT_EN				TX_EVENT_0_INT_EN				WR_TIMEOUT_INT_EN	RD_TIMEOUT_INT_EN	D2HSM2R_RD_INT_EN	DRV_CLR_FW_OWN_INT_EN	DRV_SET_FW_OWN_INT_EN
Type			RW	RW				RW				RW	RW	RW	RW	RW
Reset			0	0				0				0	0	0	0	0

Bit(s)	Name	Description
31:16	H2D_SW_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
13	RX_EVENT_1_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
12	RX_EVENT_0_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
8	TX_EVENT_0_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
4	WR_TIMEOUT_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
3	RD_TIMEOUT_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
2	D2HSM2R_RD_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
1	DRV_CLR_FW_OWN_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_



Bit(s)	Name	Description
0	DRV_SET_FW_OWN_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b>  If the related bit is _x000D_  0: Disable the related bit interrupt output.  1: Enable the related bit interrupt output._x000D_

38130110	HWFTEQSR						HIF WLAN Firmware TX Event 0 Status Register								00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX7D_LEN_ERR	TX6D_LEN_ERR	TX5D_LEN_ERR	TX4D_LEN_ERR	TX3D_LEN_ERR	TX2D_LEN_ERR	TX1D_LEN_ERR	TX0D_LEN_ERR	TX7D_CHKSUM_ERR	TX6D_CHKSUM_ERR	TX5D_CHKSUM_ERR	TX4D_CHKSUM_ERR	TX3D_CHKSUM_ERR	TX2D_CHKSUM_ERR	TX1D_CHKSUM_ERR	TX0D_CHKSUM_ERR
Type	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TX1_OVFLW	TX0_OVFLW	TX7_RDY	TX6_RDY	TX5_RDY	TX4_RDY	TX3_RDY	TX2_RDY	TX1_RDY	TX0_RDY
Type							W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	TX7D_LEN_ERR	<b>TX queue 7 descriptor length error</b>  When host tx data number is more than total allow buffer length, the length error interrupt will be triggered.
30	TX6D_LEN_ERR	<b>TX queue 6 descriptor length error</b>  When host tx data number is more than total allow buffer length, the length error interrupt will be triggered.
29	TX5D_LEN_ERR	<b>TX queue 5 descriptor length error</b>  When host tx data number is more than total allow buffer length, the length error interrupt will be triggered.
28	TX4D_LEN_ERR	<b>TX queue 4 descriptor length error</b>  When host tx data number is more than total allow buffer length, the length error interrupt will be triggered.
27	TX3D_LEN_ERR	<b>TX queue 3 descriptor length error</b>  When host tx data number is more than total allow buffer length, the length error interrupt will be triggered.

Bit(s)	Name	Description
26	TX2D_LEN_ERR	<b>TX queue 2 descriptor length error</b>  When host tx data number is more than total allow buffer length, the length error interrupt will be triggered.
25	TX1D_LEN_ERR	<b>TX queue 1 descriptor length error</b>  When host tx data number is more than total allow buffer length, the length error interrupt will be triggered.
24	TX0D_LEN_ERR	<b>TX queue 0 descriptor length error</b>  When host tx data number is more than total allow buffer length, the length error interrupt will be triggered.
23	TX7D_CHKSUM_ERR	<b>TX queue 7 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each TX descriptor before data movement. This interrupt will be generated if TX descriptor checksum error._x000D_
22	TX6D_CHKSUM_ERR	<b>TX queue 6 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each TX descriptor before data movement. This interrupt will be generated if TX descriptor checksum error._x000D_
21	TX5D_CHKSUM_ERR	<b>TX queue 5 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each TX descriptor before data movement. This interrupt will be generated if TX descriptor checksum error._x000D_
20	TX4D_CHKSUM_ERR	<b>TX queue 4 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each TX descriptor before data movement. This interrupt will be generated if TX descriptor checksum error._x000D_
19	TX3D_CHKSUM_ERR	<b>TX queue 3 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each TX descriptor before data movement. This interrupt will be generated if TX descriptor checksum error._x000D_
18	TX2D_CHKSUM_ERR	<b>TX queue 2 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each TX descriptor before data movement. This interrupt will be generated if TX descriptor checksum error._x000D_
17	TX1D_CHKSUM_ERR	<b>TX queue 1 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each TX descriptor before data movement. This interrupt will be generated if TX descriptor checksum error._x000D_
16	TX0D_CHKSUM_ERR	<b>TX queue 0 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each TX descriptor before data movement. This interrupt will be generated if TX descriptor checksum error._x000D_

Bit(s)	Name	Description
9	TX1_OVERFLOW	<p><b>Data overflow of WLAN TX1 port._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>
8	TX0_OVERFLOW	<p><b>Data overflow of WLAN TX0 port._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>
7	TX7_RDY	<p><b>If a complete frame has been moved to WLAN TX7 queue form host and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>
6	TX6_RDY	<p><b>If a complete frame has been moved to WLAN TX6 queue form host and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>
5	TX5_RDY	<p><b>If a complete frame has been moved to WLAN TX5 queue form host and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>
4	TX4_RDY	<p><b>If a complete frame has been moved to WLAN TX4 queue form host and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>
3	TX3_RDY	<p><b>If a complete frame has been moved to WLAN TX3 queue form host and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>
2	TX2_RDY	<p><b>If a complete frame has been moved to WLAN TX2 queue form host and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>
1	TX1_RDY	<p><b>If a complete frame has been moved to WLAN TX1 queue form host and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>
0	TX0_RDY	<p><b>If a complete frame has been moved to WLAN TX0 queue form host and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b></p> <p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p>

38130120

HWFT0ER

HIF WLAN Firmware TX Event 0 Enable Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX7D_LEN_ERR_INT_EN	TX6D_LEN_ERR_INT_EN	TX5D_LEN_ERR_INT_EN	TX4D_LEN_ERR_INT_EN	TX3D_LEN_ERR_INT_EN	TX2D_LEN_ERR_INT_EN	TX1D_LEN_ERR_INT_EN	TX0D_LEN_ERR_INT_EN	TX7D_CHKSU_M_ERR_INT_EN	TX6D_CHKSU_M_ERR_INT_EN	TX5D_CHKSU_M_ERR_INT_EN	TX4D_CHKSU_M_ERR_INT_EN	TX3D_CHKSU_M_ERR_INT_EN	TX2D_CHKSU_M_ERR_INT_EN	TX1D_CHKSU_M_ERR_INT_EN	TX0D_CHKSU_M_ERR_INT_EN
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TX1_OVFL_INT_EN	TX0_OVFL_INT_EN	TX7_RDY_INT_EN	TX6_RDY_INT_EN	TX5_RDY_INT_EN	TX4_RDY_INT_EN	TX3_RDY_INT_EN	TX2_RDY_INT_EN	TX1_RDY_INT_EN	TX0_RDY_INT_EN
Type							RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	TX7D_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
30	TX6D_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
29	TX5D_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
28	TX4D_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
27	TX3D_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_

Bit(s)	Name	Description
		0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
26	TX2D_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
25	TX1D_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
24	TX0D_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
23	TX7D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
22	TX6D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
21	TX5D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
20	TX4D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
19	TX3D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_

Bit(s)	Name	Description
		0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
18	TX2D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
17	TX1D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
16	TX0D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
9	TX1_OVERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
8	TX0_OVERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
7	TX7_RDY_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
6	TX6_RDY_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
5	TX5_RDY_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_

Bit(s)	Name	Description
		0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
4	TX4_RDY_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
3	TX3_RDY_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
2	TX2_RDY_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
1	TX1_RDY_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
0	TX0_RDY_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_

38130130	HWFRE0SR				HIF WLAN Firmware RX Event 0 Status Register								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					RX_LEN_FIF03_OVERFLOW	RX_LEN_FIF02_OVERFLOW	RX_LEN_FIF01_OVERFLOW	RX_LEN_FIF00_OVERFLOW					RX3D_CHKSU_M_ERR	RX2D_CHKSU_M_ERR	RX1D_CHKSU_M_ERR	RX0D_CHKSU_M_ERR
Type					W1C	W1C	W1C	W1C					W1C	W1C	W1C	W1C
Reset					0	0	0	0					0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name					RX3_U NDERF LOW	RX2_U NDERF LOW	RX1_U NDERF LOW	RX0_U NDERF LOW					RX3_D ONE	RX2_D ONE	RX1_D ONE	RX0_D ONE
Type					W1C	W1C	W1C	W1C					W1C	W1C	W1C	W1C
Reset					0	0	0	0					0	0	0	0

Bit(s)	Name	Description
27	RX_LEN_FIFO3_OVERFLOW	<b>RX length FIFO 3 over-flow_x000D_</b>  This interrupt will be generated whenever FW attempt to set RX length FIFO by HWRQ3CR when the packet length FIFO is already full leading to FIFO overflow._x000D_  The entry in packet length FIFO will be push-in by FW, and be pop-out when corresponding RX length is read by host driver._x000D_
26	RX_LEN_FIFO2_OVERFLOW	<b>RX length FIFO 2 over-flow_x000D_</b>  This interrupt will be generated whenever FW attempt to set RX length FIFO by HWRQ3CR when the packet length FIFO is already full leading to FIFO overflow._x000D_  The entry in packet length FIFO will be push-in by FW, and be pop-out when corresponding RX length is read by host driver._x000D_
25	RX_LEN_FIFO1_OVERFLOW	<b>RX length FIFO 1 over-flow_x000D_</b>  This interrupt will be generated whenever FW attempt to set RX length FIFO by HWRQ3CR when the packet length FIFO is already full leading to FIFO overflow._x000D_  The entry in packet length FIFO will be push-in by FW, and be pop-out when corresponding RX length is read by host driver._x000D_
24	RX_LEN_FIFO0_OVERFLOW	<b>RX length FIFO 0 over-flow_x000D_</b>  This interrupt will be generated whenever FW attempt to set RX length FIFO by HWRQ3CR when the packet length FIFO is already full leading to FIFO overflow._x000D_  The entry in packet length FIFO will be push-in by FW, and be pop-out when corresponding RX length is read by host driver._x000D_
19	RX3D_CHKSUM_ERR	<b>RX 3 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each RX descriptor before data movement. This interrupt will be generated if RX descriptor checksum error._x000D_
18	RX2D_CHKSUM_ERR	<b>RX 2 descriptor checksum error_x000D_</b>  When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each RX descriptor before data movement. This interrupt will be generated if RX descriptor checksum error._x000D_
17	RX1D_CHKSUM_ERR	<b>RX 1 descriptor checksum error_x000D_</b>



Bit(s)	Name	Description
16	RX0D_CHKSUM_ERR	<p>When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each RX descriptor before data movement. This interrupt will be generated if RX descriptor checksum error._x000D_</p> <p><b>RX 0 descriptor checksum error._x000D_</b></p>
11	RX3_UNDERFLOW	<p>When HWFCR. TRX_DESC_CHKSUM_EN is enabled; HW will validate the checksum value of each RX descriptor before data movement. This interrupt will be generated if RX descriptor checksum error._x000D_</p> <p><b>Data underflow of WLAN RX3 port._x000D_</b></p>
10	RX2_UNDERFLOW	<p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p> <p><b>Data underflow of WLAN RX2 port._x000D_</b></p>
9	RX1_UNDERFLOW	<p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p> <p><b>Data underflow of WLAN RX1 port._x000D_</b></p>
8	RX0_UNDERFLOW	<p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p> <p><b>Data underflow of WLAN RX0 port._x000D_</b></p>
3	RX3_DONE	<p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p> <p><b>If a complete frame has been moved to host from WLAN RX3 queue (which also implies the corresponding entry is pop-out from RX3 length FIFO), this bit will be set._x000D_</b></p>
2	RX2_DONE	<p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p> <p><b>If a complete frame has been moved to host from WLAN RX2 queue (which also implies the corresponding entry is pop-out from RX2 length FIFO), this bit will be set._x000D_</b></p>
1	RX1_DONE	<p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p> <p><b>If a complete frame has been moved to host from WLAN RX1 queue (which also implies the corresponding entry is pop-out from RX0 length FIFO), this bit will be set._x000D_</b></p>
0	RX0_DONE	<p>Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_</p> <p><b>If a complete frame has been moved to host from WLAN RX0 queue (which also implies the corresponding entry is pop-out from RX0 length FIFO), this bit will be set._x000D_</b></p>

38130134	HWFRE1SR				HIF WLAN Firmware RX Event 1 Status Register											00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RX3_LEN_ERR	RX2_LEN_ERR	RX1_LEN_ERR	RX0_LEN_ERR					RX3_OWN_CLEAR_DONE	RX2_OWN_CLEAR_DONE	RX1_OWN_CLEAR_DONE	RX0_OWN_CLEAR_DONE
Type					W1C	W1C	W1C	W1C					W1C	W1C	W1C	W1C
Reset					0	0	0	0					0	0	0	0

Bit(s)	Name	Description
11	RX3_LEN_ERR	<b>RX queue 3 descriptor length error</b>  If RX3 both extension length and rx data length are zero in GPD or BD, the error interrupt will be triggered.  Firmware can clear this bit by write 1. Write 0 is meaningless.
10	RX2_LEN_ERR	<b>RX queue 2 descriptor length error</b>  If RX2 both extension length and rx data length are zero in GPD or BD, the error interrupt will be triggered.  Firmware can clear this bit by write 1. Write 0 is meaningless.
9	RX1_LEN_ERR	<b>RX queue 1 descriptor length error</b>  If RX1 both extension length and rx data length are zero in GPD or BD, the error interrupt will be triggered.  Firmware can clear this bit by write 1. Write 0 is meaningless.
8	RX0_LEN_ERR	<b>RX queue 0 descriptor length error</b>  If RX0 both extension length and rx data length are zero in GPD or BD, the error interrupt will be triggered.  Firmware can clear this bit by write 1. Write 0 is meaningless.
3	RX3_OWN_CLEAR_DONE	<b>If a complete frame has been moved to internal FIFO from WLAN RX3 queue and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b>  Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_
2	RX2_OWN_CLEAR_DONE	<b>If a complete frame has been moved to internal FIFO from WLAN RX2 queue and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b>  Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_
1	RX1_OWN_CLEAR_DONE	<b>If a complete frame has been moved to internal FIFO from WLAN RX1 queue and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_</b>  Firmware can clear this bit by write 1. Write 0 is meaningless._x000D_

Bit(s)	Name	Description
0	RX0_OWN_CLEAR_DONE	If a complete frame has been moved to internal FIFO from WLAN RX0 queue and the ownership bit of the buffer descriptor is cleared, this bit will be set._x000D_

Firmware can clear this bit by write 1. Write 0 is meaningless.\_x000D\_

**38130140 HWFRE0ER HIF WLAN Firmware RX Event 0 Enable Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					RX_LEN_FIF03_OVERFLOW_INT_EN	RX_LEN_FIF02_OVERFLOW_INT_EN	RX_LEN_FIF01_OVERFLOW_INT_EN	RX_LEN_FIF00_OVERFLOW_INT_EN					RX3D_CHKSUM_ERR_INT_EN	RX2D_CHKSUM_ERR_INT_EN	RX1D_CHKSUM_ERR_INT_EN	RX0D_CHKSUM_ERR_INT_EN
Type					RW	RW	RW	RW					RW	RW	RW	RW
Reset					0	0	0	0					0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RX3_UNDERFLOW_INT_EN	RX2_UNDERFLOW_INT_EN	RX1_UNDERFLOW_INT_EN	RX0_UNDERFLOW_INT_EN					RX3_DONET_INT_EN	RX2_DONET_INT_EN	RX1_DONET_INT_EN	RX0_DONET_INT_EN
Type					RW	RW	RW	RW					RW	RW	RW	RW
Reset					0	0	0	0					0	0	0	0

Bit(s)	Name	Description
27	RX_LEN_FIF03_OVERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
26	RX_LEN_FIF02_OVERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
25	RX_LEN_FIF01_OVERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
24	RX_LEN_FIF00_OVERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b>

Bit(s)	Name	Description
		If the related bit is _x000D_
		0: Disable the related bit interrupt output.
		1: Enable the related bit interrupt output. _x000D_
19	RX3D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit. _x000D_</b>
		If the related bit is _x000D_
		0: Disable the related bit interrupt output.
		1: Enable the related bit interrupt output. _x000D_
18	RX2D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit. _x000D_</b>
		If the related bit is _x000D_
		0: Disable the related bit interrupt output.
		1: Enable the related bit interrupt output. _x000D_
17	RX1D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit. _x000D_</b>
		If the related bit is _x000D_
		0: Disable the related bit interrupt output.
		1: Enable the related bit interrupt output. _x000D_
16	RX0D_CHKSUM_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit. _x000D_</b>
		If the related bit is _x000D_
		0: Disable the related bit interrupt output.
		1: Enable the related bit interrupt output. _x000D_
11	RX3_UNDERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit. _x000D_</b>
		If the related bit is _x000D_
		0: Disable the related bit interrupt output.
		1: Enable the related bit interrupt output. _x000D_
10	RX2_UNDERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit. _x000D_</b>
		If the related bit is _x000D_
		0: Disable the related bit interrupt output.
		1: Enable the related bit interrupt output. _x000D_
9	RX1_UNDERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit. _x000D_</b>
		If the related bit is _x000D_
		0: Disable the related bit interrupt output.
		1: Enable the related bit interrupt output. _x000D_

Bit(s)	Name	Description
8	RX0_UNDERFLOW_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
3	RX3_DONE_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
2	RX2_DONE_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
1	RX1_DONE_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
0	RX0_DONE_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_

**38130144      HWFRE1ER      HIF WLAN Firmware RX Event 1 Enable Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RX3_LE N_ERR _INT_E N	RX2_LE N_ERR _INT_E N	RX1_LE N_ERR _INT_E N	RX0_LE N_ERR _INT_E N					RX3_O WN_CL EAR_D ONE_I NT_EN	RX2_O WN_CL EAR_D ONE_I NT_EN	RX1_O WN_CL EAR_D ONE_I NT_EN	RX0_O WN_CL EAR_D ONE_I NT_EN

Type					RW	RW	RW	RW					RW	RW	RW	RW
Reset					0	0	0	0					0	0	0	0

Bit(s)	Name	Description
11	RX3_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
10	RX2_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
9	RX1_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
8	RX0_LEN_ERR_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
3	RX3_OWN_CLEAR_DONE_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
2	RX2_OWN_CLEAR_DONE_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_
1	RX1_OWN_CLEAR_DONE_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b> If the related bit is _x000D_ 0: Disable the related bit interrupt output. 1: Enable the related bit interrupt output._x000D_

Bit(s)	Name	Description
0	RX0_OWN_CLEAR_DONE_INT_EN	<b>WLAN firmware interrupt output control for each bit._x000D_</b>  If the related bit is _x000D_  0: Disable the related bit interrupt output.  1: Enable the related bit interrupt output._x000D_

**38130150      HWFICR      HIF WLAN Firmware Interrupt Control Register      00000010**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_SW_INT_SET															
Type	W1S															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_SW_INT_SET											FW_OWN_BACK_INT_SET				
Type	W1S											W1S				
Reset	0	0	0	0	0	0	0	0				1				

Bit(s)	Name	Description
31:8	D2H_SW_INT_SET	<b>Firmware writes 1s will set WHISR.D2H_SW_INT. Write 0 is meaningless.</b>  Read always return 0.  This is used as a communication between FW to driver, with interrupt functionality to host driver HIF.
4	FW_OWN_BACK_INT_SET	<b>Firmware writes 1 will set WHISR.FW_OWN_BACK_INT. Write 0 is meaningless. It will also clear WLAN_FW_OWN bit and set WHLPCR.WLAN_DRV_OWN bit._x000D_</b>  If driver requests firmware to return the ownership or firmware wants to wakeup driver, firmware can set this bit._x000D_  Read will get the status of WLAN_FW_OWN bit._x000D_  _x000D_  WLAN_FW_OWN indicates that WLAN firmware has the ownership of chip WLAN sub-system._x000D_  This bit will be cleared by firmware written 1 to HWFICR.FW_OWN_BACK_INT_SET or any WLAN driver-domain interrupt._x000D_  0: WLAN firmware doesn't have ownership

Bit(s)	Name	Description
		1: WLAN firmware has ownership_x000D_

**38130154 HWFCR HIF WLAN Firmware Control Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							RX_NO_TAIL	TX_NO_HEADER	RX_UDP_CS_OFLD_EN	RX_TCP_CS_OFLD_EN	RX_IPV4_CS_OFLD_EN	RX_IPV6_CS_OFLD_EN	TX_CS_OFLD_EN	TRX_DKSUM_12B	TRX_DKSUM_EN	W_FU NC_RDY
Type							RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9	RX_NO_TAIL	<p><b>RX packet tail is used for sending checksum offload status. If the checksum offload hardware is not configured, the tail would be 4B zero. Firmware can write 1 to make the RX packet tail not sent to host.</b></p> <p>0: RX packet tail would be sent to host</p> <p>1: RX packet tail would not be sent to host</p>
8	TX_NO_HEADER	<p><b>Firmware write 1 to this field to make the TX packet header sent by host not written to AHB bus.</b></p> <p>0: TX packet header from host would be written to AHB bus</p> <p>1: TX packet header from host would not be written to AHB bus</p>
7	RX_UDP_CS_OFLD_EN	<p><b>Enable RX UDP checksum verification function_x000D_</b></p> <p>When enabled, packets checksum of RX packet with UDP header will be calculated, and verified with the field in original RX packet. The verified status will be padding in the last DWORD of the RX packet._x000D_</p>
6	RX_TCP_CS_OFLD_EN	<p><b>Enable RX TCP checksum verification function_x000D_</b></p> <p>When enabled, packets checksum of RX packet with TCP header will be calculated, and verified with the field in original RX packet. The verified status will be padding in the last DWORD of the RX packet._x000D_</p>
5	RX_IPV4_CS_OFLD_EN	<p><b>Enable RX IPv4 checksum verification function_x000D_</b></p>



Bit(s)	Name	Description
4	RX_IPV6_CS_OFLD_EN	<p>When enabled, packets checksum of RX packet with IPv4 header will be calculated, and verified with the field in original RX packet. The verified status will be padding in the last DWORD of the RX packet. _x000D_</p> <p><b>Enable RX IPv6 checksum (without extension header) verification function _x000D_</b></p> <p>When enabled, packets checksum of RX packet with IPv6 header will be calculated, and verified with the field in original RX packet. The verified status will be padding in the last DWORD of the RX packet. _x000D_</p>
3	TX_CS_OFLD_EN	<b>Enable TX IPV6/IPV4/TCP/UDP checksum generation function _x000D_</b>
2	TRX_DESC_CHKSUM_12B	<p><b>Firmware write 1 to this filed to change the descriptor checksum calculation method to 12B. The default calculation method is based on the 16B descriptor checksum.</b></p> <p>0: Descriptor checksum calculation is based on first 16B.</p> <p>1: Descriptor checksum calculation is based on first 12B</p>
1	TRX_DESC_CHKSUM_EN	<p><b>Enable TX/ RX descriptor checksum for debug purpose. _x000D_</b></p> <p>HW will validate if the summation of descriptor checksum is 0xff before data movement for the descriptor. If it is invalid, corresponding interrupt status (TXD_CHKSUM_ERR/ RXD_CHKSUM_ERR) will be generated. _x000D_</p>
0	W_FUNC_RDY	<p><b>Indicate the WLAN functional block's current status. If WLAN functional block has finished its initial procedure and it is ready for normal operation, firmware should set this bit. If WLAN functional block was disabled, this bit should be cleared. _x000D_</b></p> <p>This is a sticky bit of WCIR.W_FUNC_RDY. _x000D_</p> <p>0: WLAN functional block is not ready for normal operation.</p> <p>1: WLAN functional block is ready for normal operation. _x000D_</p>

38130158		HWTDCR		HIF WLAN TX DMA Control Register												00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	TXQ7_DMA_STATUS	TXQ6_DMA_STATUS	TXQ5_DMA_STATUS	TXQ4_DMA_STATUS	TXQ3_DMA_STATUS	TXQ2_DMA_STATUS	TXQ1_DMA_STATUS	TXQ0_DMA_STATUS	TXQ7_DMA_READUM	TXQ6_DMA_READUM	TXQ5_DMA_READUM	TXQ4_DMA_READUM	TXQ3_DMA_READUM	TXQ2_DMA_READUM	TXQ1_DMA_READUM	TXQ0_DMA_READUM	
Type	RO	RO	RO	RO	RO	RO	RO	RO	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Name	TXQ7_DMA_START	TXQ6_DMA_START	TXQ5_DMA_START	TXQ4_DMA_START	TXQ3_DMA_START	TXQ2_DMA_START	TXQ1_DMA_START	TXQ0_DMA_START	TXQ7_DMA_TOP	TXQ6_DMA_TOP	TXQ5_DMA_TOP	TXQ4_DMA_TOP	TXQ3_DMA_TOP	TXQ2_DMA_TOP	TXQ1_DMA_TOP	TXQ0_DMA_TOP
Type	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S	W1S
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	TXQ7_DMA_STATUS	<p><b>Read for the TX4 queue DMA status._x000D_</b></p> <p>When the HIF Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is empty or stopped by a STOP command, it returns to the inactive state._x000D_</p> <p>0: inactive</p> <p>1: active_x000D_</p>
30	TXQ6_DMA_STATUS	<p><b>Read for the TX6 queue DMA status._x000D_</b></p> <p>When the HIF Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is empty or stopped by a STOP command, it returns to the inactive state._x000D_</p> <p>0: inactive</p> <p>1: active_x000D_</p>
29	TXQ5_DMA_STATUS	<p><b>Read for the TX5 queue DMA status._x000D_</b></p> <p>When the HIF Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is empty or stopped by a STOP command, it returns to the inactive state._x000D_</p> <p>0: inactive</p> <p>1: active_x000D_</p>
28	TXQ4_DMA_STATUS	<p><b>Read for the TX4 queue DMA status._x000D_</b></p> <p>When the HIF Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is empty or stopped by a STOP command, it returns to the inactive state._x000D_</p> <p>0: inactive</p> <p>1: active_x000D_</p>
27	TXQ3_DMA_STATUS	<p><b>Read for the TX3 queue DMA status._x000D_</b></p>

Bit(s)	Name	Description
		<p>When the HIF Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is empty or stopped by a STOP command, it returns to the inactive state._x000D_</p> <p>0: inactive</p> <p>1: active_x000D_</p>
26	TXQ2_DMA_STATUS	<p><b>Read for the TX2 queue DMA status._x000D_</b></p> <p>When the HIF Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is empty or stopped by a STOP command, it returns to the inactive state._x000D_</p> <p>0: inactive</p> <p>1: active_x000D_</p>
25	TXQ1_DMA_STATUS	<p><b>Read for the TX1 queue DMA status._x000D_</b></p> <p>When the HIF Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is empty or stopped by a STOP command, it returns to the inactive state._x000D_</p> <p>0: inactive</p> <p>1: active_x000D_</p>
24	TXQ0_DMA_STATUS	<p><b>Read for the TX0 queue DMA status._x000D_</b></p> <p>When the HIF Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is empty or stopped by a STOP command, it returns to the inactive state._x000D_</p> <p>0: inactive</p> <p>1: active_x000D_</p>
23	TXQ7_DMA_RUM	<p><b>Resume the TX7 queue DMA to operate._x000D_</b></p> <p>The DMA will reload the chain descriptor from the current address._x000D_</p> <p>Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return 0._x000D_</p>
22	TXQ6_DMA_RUM	<p><b>Resume the TX6 queue DMA to operate._x000D_</b></p> <p>The DMA will reload the chain descriptor from the current address._x000D_</p> <p>Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_</p>

Bit(s)	Name	Description
21	TXQ5_DMA_RUM	<p>Read always return 0._x000D_</p> <p><b>Resume the TX5 queue DMA to operate._x000D_</b></p> <p>The DMA will reload the chain descriptor from the current address._x000D_</p> <p>Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return 0._x000D_</p>
20	TXQ4_DMA_RUM	<p><b>Resume the TX4 queue DMA to operate._x000D_</b></p> <p>The DMA will reload the chain descriptor from the current address._x000D_</p> <p>Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return 0._x000D_</p>
19	TXQ3_DMA_RUM	<p><b>Resume the TX3 queue DMA to operate._x000D_</b></p> <p>The DMA will reload the chain descriptor from the current address._x000D_</p> <p>Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return 0._x000D_</p>
18	TXQ2_DMA_RUM	<p><b>Resume the TX2 queue DMA to operate._x000D_</b></p> <p>The DMA will reload the chain descriptor from the current address._x000D_</p> <p>Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return 0._x000D_</p>
17	TXQ1_DMA_RUM	<p><b>Resume the TX1 queue DMA to operate._x000D_</b></p> <p>The DMA will reload the chain descriptor from the current address._x000D_</p> <p>Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return 0._x000D_</p>
16	TXQ0_DMA_RUM	<p><b>Resume the TX0 queue DMA to operate._x000D_</b></p> <p>The DMA will reload the chain descriptor from the current address._x000D_</p> <p>Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return 0._x000D_</p>
15	TXQ7_DMA_START	<p><b>Start the TX7 queue DMA operation._x000D_</b></p> <p>The DMA will load the chain descriptor from the address assigned by HWFTQ7SAR._x000D_</p> <p>SW must check TXQ7_DMA_STATUS is inactive before start._x000D_</p>

Bit(s)	Name	Description
14	TXQ6_DMA_START	<p>Write 0 is meaningless. Read always return 0._x000D_</p> <p><b>Start the TX6 queue DMA operation._x000D_</b></p> <p>The DMA will load the chain descriptor from the address assigned by HWFTQ6SAR._x000D_</p> <p>SW must check TXQ6_DMA_STATUS is inactive before start._x000D_</p> <p>Write 0 is meaningless. Read always return 0._x000D_</p>
13	TXQ5_DMA_START	<p><b>Start the TX5 queue DMA operation._x000D_</b></p> <p>The DMA will load the chain descriptor from the address assigned by HWFTQ5SAR._x000D_</p> <p>SW must check TXQ5_DMA_STATUS is inactive before start._x000D_</p> <p>Write 0 is meaningless. Read always return 0._x000D_</p>
12	TXQ4_DMA_START	<p><b>Start the TX4 queue DMA operation._x000D_</b></p> <p>The DMA will load the chain descriptor from the address assigned by HWFTQ4SAR._x000D_</p> <p>SW must check TXQ4_DMA_STATUS is inactive before start._x000D_</p> <p>Write 0 is meaningless. Read always return 0._x000D_</p>
11	TXQ3_DMA_START	<p><b>Start the TX3 queue DMA operation._x000D_</b></p> <p>The DMA will load the chain descriptor from the address assigned by HWFTQ3SAR._x000D_</p> <p>SW must check TXQ3_DMA_STATUS is inactive before start._x000D_</p> <p>Write 0 is meaningless. Read always return 0._x000D_</p>
10	TXQ2_DMA_START	<p><b>Start the TX2 queue DMA operation._x000D_</b></p> <p>The DMA will load the chain descriptor from the address assigned by HWFTQ2SAR._x000D_</p> <p>SW must check TXQ2_DMA_STATUS is inactive before start._x000D_</p> <p>Write 0 is meaningless. Read always return 0._x000D_</p>
9	TXQ1_DMA_START	<p><b>Start the TX1 queue DMA operation._x000D_</b></p> <p>The DMA will load the chain descriptor from the address assigned by HWFTQ1SAR._x000D_</p> <p>SW must check TXQ1_DMA_STATUS is inactive before start._x000D_</p> <p>Write 0 is meaningless. Read always return 0._x000D_</p>
8	TXQ0_DMA_START	<p><b>Start the TX0 queue DMA operation._x000D_</b></p> <p>The DMA will load the chain descriptor from the address assigned by HWFTQ0SAR._x000D_</p> <p>SW must check TXQ0_DMA_STATUS is inactive before start._x000D_</p>

Bit(s)	Name	Description
7	TXQ7_DMA_STOP	<p>Write 0 is meaningless. Read always return 0._x000D_</p> <p><b>Stop the TX7 queue DMA operation. It will NOT clear the result of TX count set by HWTPCCR(WTSR0/ WTSR1)._x000D_</b></p> <p>Firmware writes 1 to stop the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return current DMA activity (0: stopped, 1: stop command is on-going)._x000D_</p> <p>If one data port to multiple queues design is configured, any one of these queues stop would lead to these queues stop at the same time. (e.g. If TX queue 1 stops, then TX queue 2, 3, 4, 5, 6, 7 would also be stopped by HW since they share the same data port.)</p>
6	TXQ6_DMA_STOP	<p><b>Stop the TX6 queue DMA operation. It will NOT clear the result of TX count set by HWTPCCR(WTSR0/ WTSR1)._x000D_</b></p> <p>Firmware writes 1 to stop the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return current DMA activity (0: stopped, 1: stop command is on-going)._x000D_</p> <p>If one data port to multiple queues design is configured, any one of these queues stop would lead to these queues stop at the same time. (e.g. If TX queue 1 stops, then TX queue 2, 3, 4, 5, 6, 7 would also be stopped by HW since they share the same data port.)</p>
5	TXQ5_DMA_STOP	<p><b>Stop the TX5 queue DMA operation. It will NOT clear the result of TX count set by HWTPCCR(WTSR0/ WTSR1)._x000D_</b></p> <p>Firmware writes 1 to stop the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return current DMA activity (0: stopped, 1: stop command is on-going)._x000D_</p> <p>If one data port to multiple queues design is configured, any one of these queues stop would lead to these queues stop at the same time. (e.g. If TX queue 1 stops, then TX queue 2, 3, 4, 5, 6, 7 would also be stopped by HW since they share the same data port.)</p>
4	TXQ4_DMA_STOP	<p><b>Stop the TX4 queue DMA operation. It will NOT clear the result of TX count set by HWTPCCR(WTSR0/ WTSR1)._x000D_</b></p> <p>Firmware writes 1 to stop the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return current DMA activity (0: stopped, 1: stop command is on-going)._x000D_</p> <p>If one data port to multiple queues design is configured, any one of these queues stop would lead to these queues stop at the same time. (e.g. If TX queue 1 stops, then TX queue 2, 3, 4, 5, 6, 7 would also be stopped by HW since they share the same data port.)</p>
3	TXQ3_DMA_STOP	<p><b>Stop the TX3 queue DMA operation. It will NOT clear the result of TX count set by HWTPCCR(WTSR0/ WTSR1)._x000D_</b></p> <p>Firmware writes 1 to stop the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return current DMA activity (0: stopped, 1: stop command is on-going)._x000D_</p>

Bit(s)	Name	Description
2	TXQ2_DMA_STOP	<p>If one data port to multiple queues design is configured, any one of these queues stop would lead to these queues stop at the same time. (e.g. If TX queue 1 stops, then TX queue 2, 3, 4, 5, 6, 7 would also be stopped by HW since they share the same data port.)</p> <p><b>Stop the TX2 queue DMA operation. It will NOT clear the result of TX count set by HWTPCCR(WTSR0/ WTSR1)._x000D_</b></p> <p>Firmware writes 1 to stop the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return current DMA activity (0: stopped, 1: stop command is on-going)._x000D_</p>
1	TXQ1_DMA_STOP	<p>If one data port to multiple queues design is configured, any one of these queues stop would lead to these queues stop at the same time. (e.g. If TX queue 1 stops, then TX queue 2, 3, 4, 5, 6, 7 would also be stopped by HW since they share the same data port.)</p> <p><b>Stop the TX1 queue DMA operation. It will NOT clear the result of TX count set by HWTPCCR(WTSR0/ WTSR1)._x000D_</b></p> <p>Firmware writes 1 to stop the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return current DMA activity (0: stopped, 1: stop command is on-going)._x000D_</p>
0	TXQ0_DMA_STOP	<p>If one data port to multiple queues design is configured, any one of these queues stop would lead to these queues stop at the same time. (e.g. If TX queue 1 stops, then TX queue 2, 3, 4, 5, 6, 7 would also be stopped by HW since they share the same data port.)</p> <p><b>Stop the TX0 queue DMA operation. It will NOT clear the result of TX count set by HWTPCCR(WTSR0/ WTSR1)._x000D_</b></p> <p>Firmware writes 1 to stop the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return current DMA activity (0: stopped, 1: stop command is on-going)._x000D_</p>

3813015C	<u>HWTPCCR</u>				HIF WLAN TX Packet Count Control Register											00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TQ_CN T_RESE T
Type																W1S
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TQ_INDEX								INC_TQ_CNT							
Type	WO								WO							

Reset	0	0	0	0					0	0	0	0	0	0	0	0
-------	---	---	---	---	--	--	--	--	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
16	TQ_CNT_RESET	Firmware writes 1 to reset the count accumulated for TQ0 ~ TQ7._x000D_  Write 0 is meaningless. Read always return 0._x000D_
15:12	TQ_INDEX	Firmware writes the TQ index to be increased by setting this field which leads to the same number increased in WTSR.TQX_CNT ._x000D_  Write 0 is meaningless. Read always return 0._x000D_ (X depends on the TQ index)
7:0	INC_TQ_CNT	Firmware writes the available TQ buffer count by setting this field which leads to the same number increased in WTSR.TQX_CNT ._x000D_  Write 0 is meaningless. Read always return 0._x000D_ (X depends on the TQ index)

**38130164**      **HWFTQ1SAR**      **HIF WLAN Firmware TX Queue 1 Start Address**      **00000000**  
**Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WLAN_TXQ1_DMA_SADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WLAN_TXQ1_DMA_SADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:2	WLAN_TXQ1_DMA_SADDR	The start address of buffer chain of TX1 queue in unit of DW._x000D_

**38130180**      **HWFRQ0SAR**      **HIF WLAN Firmware RX Queue 0 Start Address**      **00000000**  
**Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WLAN_RXQ0_DMA_SADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



Name	WLAN_RXQ0_DMA_SADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:2	WLAN_RXQ0_DMA_SADDR	The start address of buffer chain of RX0 queue in unit of DW._x000D_

**38130184**      **HWFRQ1SAR**      **HIF WLAN Firmware RX Queue 1 Start Address Register**      **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WLAN_RXQ1_DMA_SADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WLAN_RXQ1_DMA_SADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:2	WLAN_RXQ1_DMA_SADDR	The start address of buffer chain of RX1 queue in unit of DW.

**381301A0**      **H2DRM0R**      **Host to Device Receive Mailbox 0 Register**      **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_RM0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	H2D_RM0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	H2D_RM0	This register is used by firmware to receive data from SDIO controller, which is updated through H2DSM0R by host driver._x000D_

**381301A4      H2DRM1R      Host to Device Receive Mailbox 1 Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_RM1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	H2D_RM1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	H2D_RM1	This register is used by firmware to receive data from SDIO controller, which is updated through H2DSM1R by host driver._x000D_

**381301A8      D2HSM0R      Device to Host Send Mailbox 0 Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_SM0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_SM0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	D2H_SM0	This register is used by firmware to transmit data to SDIO controller, it will be updated to D2HRM0R and read by host driver._x000D_

Bit(s)	Name	Description
--------	------	-------------

**381301AC D2HSM1R Device to Host Send Mailbox 1 Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_SM1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_SM1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	D2H_SM1	This register is used by firmware to transmit data to SDIO controller, it will be updated to D2HRM1R and read by host driver. _x000D_

**381301C0 HWRQ0CR HIF WLAN RX Queue 0 Control Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													RXQ0_DMA_STATUS	RXQ0_DMA_RESUM	RXQ0_DMA_START	RXQ0_DMA_STOP
Type													RO	W1S	W1S	W1S
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RXQ0_PACKET_LENGTH															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19	RXQ0_DMA_STATUS	Read for the RX0 queue DMA status. _x000D_

When the SDIO Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is

Bit(s)	Name	Description
		empty or stopped by a STOP command, it returns to the inactive state._x000D_
		0: inactive_x000D_
		1: active_x000D_
18	RXQ0_DMA_RUM	<b>Resume the RX0 queue DMA to operate._x000D_</b> The DMA will reload the chain descriptor from the current address._x000D_ Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_ Read always return 0._x000D_
17	RXQ0_DMA_START	<b>Start the RX0 queue DMA operation._x000D_</b> The DMA will load the chain descriptor from the address assigned by HWFRQ0SAR._x000D_ SW must check RXQ0_DMA_STATUS is inactive before start._x000D_ Write 0 is meaningless. Read always return 0._x000D_
16	RXQ0_DMA_STOP	<b>Stop the RX0 queue DMA operation, the content in the RXQ0 FIFO and RXQ0 length FIFO will be cleared._x000D_</b> Firmware writes 1 to stop the DMA. Write 0 is meaningless._x000D_ Read return current RXQ0 operation state (1: stop operation is on-going, 0: stop operation is finished)._x000D_
15:0	RXQ0_PACKET_LENGTH	<b>When write: _x000D_</b> To indicate HIF that 1 RX packet in this packet length is queued into this RX queue._x000D_ <b>When read: _x000D_</b> Read the 1st RX packet length indicated from this queue, and will be 0 when queue is empty._x000D_ _x000D_ FW will write this FIFO-like port (at most 64 entries depends on the hardware configuration for each project) together with RXQ1_DMA_RUM bit been set, after RX packet is queued into descriptor chain. _x000D_ RX packet with length been set by this field is able to be read by host driver, which is through reading WRPLR, or INT enhance mode, or RX enhance mode._x000D_ None-empty entry will generate RX done interrupt, and corresponding entry will be cleared by HW after this packet length is read by host driver._x000D_ Write 0 is meaning-less._x000D_ 0: inactive 1: active

Bit(s)	Name	Description
--------	------	-------------

**381301C4      HWRQ1CR      HIF WLAN RX Queue 1 Control Register      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													RXQ1_DMA_STATUS	RXQ1_DMA_RUM	RXQ1_DMA_START	RXQ1_DMA_STOP
Type													RO	W1S	W1S	W1S
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX1_PACKET_LENGTH															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

19	RXQ1_DMA_STATUS	<p><b>Read for the RXQ1 DMA status._x000D_</b></p> <p>When the SDIO Controller is reset, the queue is in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue enters the active state. When the queue is empty or stopped by a STOP command, it returns to the inactive state._x000D_</p> <p>0: inactive</p> <p>1: active_x000D_</p>
18	RXQ1_DMA_RUM	<p><b>Resume the RX1 queue DMA to operate._x000D_</b></p> <p>The DMA will reload the chain descriptor from the current address._x000D_</p> <p>Firmware writes 1 to enable the DMA. Write 0 is meaningless._x000D_</p> <p>Read always return 0._x000D_</p>
17	RXQ1_DMA_START	<p><b>Start the RX1 queue DMA operation._x000D_</b></p> <p>The DMA will load the chain descriptor from the address assigned by HWFRQ1SAR._x000D_</p> <p>SW must check RXQ1_DMA_STATUS is inactive before start._x000D_</p> <p>Write 0 is meaningless. Read always return 0._x000D_</p>
16	RXQ1_DMA_STOP	<p><b>Stop the RX1 queue DMA operation, the content in the RXQ1 FIFO and RXQ1 length FIFO will be cleared._x000D_</b></p>

Bit(s)	Name	Description
15:0	RX1_PACKET_LENGTH	<p>Firmware writes 1 to stop the DMA. Write 0 is meaningless. _x000D_</p> <p>Read return current RXQ1 operation state (1: active, 0: stopped). _x000D_</p> <p><b>When write: _x000D_</b></p> <p>To indicate HIF that 1 RX packet in this packet length is queued into this RX queue. _x000D_</p> <p>When read: _x000D_</p> <p>Read the 1st RX packet length indicated from this queue, and will be 0 when queue is empty. _x000D_</p> <p>_x000D_</p> <p>FW will write this FIFO-like port (at most 64 entries depends on the hardware configuration for each project) together with RXQ1_DMA_RUM bit been set, after RX packet is queued into descriptor chain. _x000D_</p> <p>RX packet with length been set by this field is able to be read by host driver, which is through reading WRPLR, or INT enhance mode, or RX enhance mode. _x000D_</p> <p>None-empty entry will generate RX done interrupt, and corresponding entry will be cleared by HW after this packet length is read by host driver. _x000D_</p> <p>Write 0 is meaning-less. _x000D_</p>

381301EC	HWFIOCDR				HIF WLAN Firmware GPD IOC bit Disable Register											00000FFF
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RXQ3_IOC_DIS	RXQ2_IOC_DIS	RXQ1_IOC_DIS	RXQ0_IOC_DIS	TXQ7_IOC_DIS	TXQ6_IOC_DIS	TXQ5_IOC_DIS	TXQ4_IOC_DIS	TXQ3_IOC_DIS	TXQ2_IOC_DIS	TXQ1_IOC_DIS	TXQ0_IOC_DIS
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
11	RXQ3_IOC_DIS	<p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFRE1SR.</p> <p>0: Enable IOC function.</p>

Bit(s)	Name	Description
10	RXQ2_IOC_DIS	<p>1: Disable IOC function (always issue interrupt when GPD done)</p> <p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFRE1SR.</p> <p>0: Enable IOC function.</p>
9	RXQ1_IOC_DIS	<p>1: Disable IOC function (always issue interrupt when GPD done)</p> <p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFRE1SR.</p> <p>0: Enable IOC function.</p>
8	RXQ0_IOC_DIS	<p>1: Disable IOC function (always issue interrupt when GPD done)</p> <p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFRE1SR.</p> <p>0: Enable IOC function.</p>
7	TXQ7_IOC_DIS	<p>1: Disable IOC function (always issue interrupt when GPD done)</p> <p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFTE0SR.</p> <p>0: Enable IOC function.</p>
6	TXQ6_IOC_DIS	<p>1: Disable IOC function (always issue interrupt when GPD done)</p> <p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFTE0SR.</p> <p>0: Enable IOC function.</p>
5	TXQ5_IOC_DIS	<p>1: Disable IOC function (always issue interrupt when GPD done)</p> <p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p>

Bit(s)	Name	Description
		<p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFTE0SR.</p> <p>0: Enable IOC function.</p> <p>1: Disable IOC function (always issue interrupt when GPD done)</p>
4	TXQ4_IOC_DIS	<p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFTE0SR.</p> <p>0: Enable IOC function.</p> <p>1: Disable IOC function (always issue interrupt when GPD done)</p>
3	TXQ3_IOC_DIS	<p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFTE0SR.</p> <p>0: Enable IOC function.</p> <p>1: Disable IOC function (always issue interrupt when GPD done)</p>
2	TXQ2_IOC_DIS	<p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFTE0SR.</p> <p>0: Enable IOC function.</p> <p>1: Disable IOC function (always issue interrupt when GPD done)</p>
1	TXQ1_IOC_DIS	<p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFTE0SR.</p> <p>0: Enable IOC function.</p> <p>1: Disable IOC function (always issue interrupt when GPD done)</p>
0	TXQ0_IOC_DIS	<p><b>If firmware write 1 to this register, the corresponding queue always issue interrupt event when GPD is done.</b></p> <p>If firmware write 0 to this register, the corresponding queue will issue interrupt event base on GPD IOC bit. If current GPD IOC = 1, GPD done interrupt event will be issued and latched into HWFTE0SR.</p> <p>0: Enable IOC function.</p>



Bit(s)	Name	Description
		1: Disable IOC function (always issue interrupt when GPD done)

Mediatek Confidential

## Exhibit 1 Terms and Conditions

---

Your access to and use of this document and the information contained herein (collectively this “Document”) is subject to your (including the corporation or other legal entity you represent, collectively “You”) acceptance of the terms and conditions set forth below (“T&C”). By using, accessing or downloading this Document, You are accepting the T&C and agree to be bound by the T&C. If You don’t agree to the T&C, You may not use this Document and shall immediately destroy any copy thereof.

This Document contains information that is confidential and proprietary to MediaTek Inc. and/or its affiliates (collectively “MediaTek”) or its licensors and is provided solely for Your internal use with MediaTek’s chipset(s) described in this Document and shall not be used for any other purposes (including but not limited to identifying or providing evidence to support any potential patent infringement claim against MediaTek or any of MediaTek’s suppliers and/or direct or indirect customers). Unauthorized use or disclosure of the information contained herein is prohibited. You agree to indemnify MediaTek for any loss or damages suffered by MediaTek for Your unauthorized use or disclosure of this Document, in whole or in part.

MediaTek and its licensors retain titles and all ownership rights in and to this Document and no license (express or implied, by estoppels or otherwise) to any intellectual propriety rights is granted hereunder. This Document is subject to change without further notification. MediaTek does not assume any responsibility arising out of or in connection with any use of, or reliance on, this Document, and specifically disclaims any and all liability, including, without limitation, consequential or incidental damages.

THIS DOCUMENT AND ANY OTHER MATERIALS OR TECHNICAL SUPPORT PROVIDED BY MEDIATEK IN CONNECTION WITH THIS DOCUMENT, IF ANY, ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. MEDIATEK SPECIFICALLY DISCLAIMS ALL WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, COMPLETENESS OR ACCURACY AND ALL WARRANTIES ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. MEDIATEK SHALL NOT BE RESPONSIBLE FOR ANY MEDIATEK DELIVERABLES MADE TO MEET YOUR SPECIFICATIONS OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.

Without limiting the generality of the foregoing, MediaTek makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does MediaTek assume any liability arising out of the application or use of any product, circuit or software. You agree that You are solely responsible for the designing, validating and testing Your product incorporating MediaTek’s product and ensure such product meets applicable standards and any safety, security or other requirements.

The above T&C and all acts in connection with the T&C or this Document shall be governed, construed and interpreted in accordance with the laws of Taiwan, without giving effect to the principles of conflicts of law.