



MT793X IoT SDK for AUXADC User Guide

Version: 0.1
Release date: 2021-07-29

Use of this document and any information contained therein is subject to the terms and conditions set forth in [Exhibit 1](#). This document is subject to change without notice.

Version History

Version	Date	Description
0.1	2021-07-29	Initial draft
0.2	2022-08-08	Add auxadc api

Table of Contents

Version History	2
Table of Contents.....	2
1 Overview	4
1.1 Hardware Features.....	4
1.2 Register Definition.....	6
2 Driver Introduction.....	7
2.1 Driver Architecture.....	7
2.2 Driver API Reference	7
2.3 Sample Code.....	8
Exhibit 1 Terms and Conditions.....	9

List of Figures

Figure 1-1. Auxiliary ADC Analog IP Block Diagram	4
Figure 1-2. Auxiliary ADC Clock Timing Diagram.....	4
Figure 2-1. AUXADC Polling Mode	7

List of Tables

Table 1-1. Auxiliary ADC Specification	4
--	---

1 Overview

1.1 Hardware Features

- Input channel number: 12 channels
- Sampling and output data rate: 2MS/s
- Input signal range: 0V-VREF18 voltage level
- SNR $\geq 60\text{dB}$ @ full input swing
- Latency time: 2 clocks

The IOs of auxiliary ADC (Analog-to-Digital Converter) can be set as either analog IO for ADC function or digital IO for GPIO function:

- Analog MODE: Used for ADC application; input voltage range is 0V~VREF18.
- Digital MODE: Used for GPIO application; input voltage is 3.3V.




Figure 1-1. Auxiliary ADC Analog IP Block Diagram

Keywords of the figure: AUXADC_MUX, AUXADC0, Dithering DAC, Dither Control, DI_SEL, SAR, DEC, Dout




Figure 1-2. Auxiliary ADC Clock Timing Diagram

Keywords of the figure: ADC sampling, ADC bit-cycling, DOUT

Table 1-1. Auxiliary ADC Specification

Symbol	Parameter	Min	Typical	Max	Unit	Comment
--------	-----------	-----	---------	-----	------	---------

MT793X IoT SDK for AUXADC User Guide

N	Resolution		12		Bit	
CH	Channel Number		16		Channel	
FC	Clock Rate		2		MHz	
FS	Sampling Rate @ N-Bit ⁽¹⁾		2		MSPS	FS=2MHz
TS	Sample period		0.5		μS	=1/FS
VPP	Input Swing			VREF18	V	Dithering ON: Max=0.98*VREF18
VIN	Input voltage	0		VREF18	V	Dithering ON: Max=0.98*VREF18
SC	Sampling capacitance		4		pF	
RIN	Series Input Impedance: Unselected channel Selected channel	400M	10K		Ohm	
	Dither waveform type		Sawtooth			
	RMS noise added at input ⁽²⁾	0.2	0.3	0.4	LSB	
	Dither step size (programmable)	0	4	4	LSB	Programmable (0,4)
N _{avg}	Number of samples averaged in hardware (programmable)	1	32	64		Programmable (1,2,4, 8,16, 32,64)
T _{dither}	Dither period	1	16	16	TS	Programmable(1,2,4,8,16)
	Dither Magnitude	0	64	64	LSB	=DITHERSTEP*T _{dither}
DNL	Differential Nonlinearity without dithering and averaging		± 1	± 2	LSB	No dithering and no averaging
INL	Integral Nonlinearity without dithering and averaging		± 2	± 4	LSB	
DNL _{dither+average}	Differential Nonlinearity with dithering and averaging		± 0.5	± 1	LSB	With dithering and averaging
INL _{dither+average}	Integral Nonlinearity with dithering and averaging			± 2	LSB	
OE	Offset Error			± 10	mV	
FSE	Full Swing Error			± 50	mV	
SNR	Signal to Noise Ratio ⁽³⁾	60	63	66	dB	
DVDD	Digital Power Supply	1.0	1.1	1.2	V	
VREF18	Reference voltage=1.8V	1.6	1.8	AVDD	V	For VREF18 < 2.15V, RG_AUXADC[31]=1 (default) For VREF18 > 2.15V, RG_AUXADC[31] =0
AVDD	Analog Power Supply	2.25	2.5	2.75	V	
IOVDD	IO Power Supply	2.25	2.5	2.75	V	
T	Operating Temperature	0		60	°C	
Slide 13	Current Consumption			400	μA	
	Power-Down Current			1	μA	

Note 1: Given that FS=2MHz Note 2: Programmable by changing comparator tail current Note 3: At 1 kHz Input Frequency

1.2 Register Definition

- GPIO mode control register.
- GPIO direction control register.
- GPIO pull-up/pull-down control register.
- GPIO data output register.
- GPIO data input register.
- GPIO IES Control register.
- GPIO DRV Control register.

2 Driver Introduction

2.1 Driver Architecture

AUXADC polling mode




Figure 2-1. AUXADC Polling Mode

2.2 Driver API Reference

API	Introduction
<code>hal_adc_get_data_polling()</code>	AUXADC receives sample data for a channel.
<code>Hal_adc_init()</code>	Change axuadc pin from digital mode to auxadc analog mode and enable auxadc clk
<code>Hal_adc_deinit()</code>	Disable auxadc clk and change axuadc pin from analog mode to auxadc digital mode

2.3 Sample Code

```
» for (channel = 0; channel < HAL_ADC_CHANNEL_MAX; channel++) {  
»     »     ret = hal_adc_get_data_polling(channel, &val);  
»     »     if (ret < 0)  
»     »     »     printf("hal_adc_get_data_polling fail.\r\n");  
»     »     voltage = val * 1800 / 4096;  
»     »     printf("hal_adc_get_data_polling pass. channel(%d), val(0x%lx),  
voltage(%ld mv)\r\n", channel, val, voltage);  
»     }  
» }
```


Exhibit 1 Terms and Conditions

Your access to and use of this document and the information contained herein (collectively this “Document”) is subject to your (including the corporation or other legal entity you represent, collectively “You”) acceptance of the terms and conditions set forth below (“T&C”). By using, accessing or downloading this Document, You are accepting the T&C and agree to be bound by the T&C. If You don’t agree to the T&C, You may not use this Document and shall immediately destroy any copy thereof.

This Document contains information that is confidential and proprietary to MediaTek Inc. and/or its affiliates (collectively “MediaTek”) or its licensors and is provided solely for Your internal use with MediaTek’s chipset(s) described in this Document and shall not be used for any other purposes (including but not limited to identifying or providing evidence to support any potential patent infringement claim against MediaTek or any of MediaTek’s suppliers and/or direct or indirect customers). Unauthorized use or disclosure of the information contained herein is prohibited. You agree to indemnify MediaTek for any loss or damages suffered by MediaTek for Your unauthorized use or disclosure of this Document, in whole or in part.

MediaTek and its licensors retain titles and all ownership rights in and to this Document and no license (express or implied, by estoppels or otherwise) to any intellectual propriety rights is granted hereunder. This Document is subject to change without further notification. MediaTek does not assume any responsibility arising out of or in connection with any use of, or reliance on, this Document, and specifically disclaims any and all liability, including, without limitation, consequential or incidental damages.

THIS DOCUMENT AND ANY OTHER MATERIALS OR TECHNICAL SUPPORT PROVIDED BY MEDIATEK IN CONNECTION WITH THIS DOCUMENT, IF ANY, ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. MEDIATEK SPECIFICALLY DISCLAIMS ALL WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, COMPLETENESS OR ACCURACY AND ALL WARRANTIES ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. MEDIATEK SHALL NOT BE RESPONSIBLE FOR ANY MEDIATEK DELIVERABLES MADE TO MEET YOUR SPECIFICATIONS OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.

Without limiting the generality of the foregoing, MediaTek makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does MediaTek assume any liability arising out of the application or use of any product, circuit or software. You agree that You are solely responsible for the designing, validating and testing Your product incorporating MediaTek’s product and ensure such product meets applicable standards and any safety, security or other requirements.

The above T&C and all acts in connection with the T&C or this Document shall be governed, construed and interpreted in accordance with the laws of Taiwan, without giving effect to the principles of conflicts of law.