

DIGITAL LOGIC

Chapter 5: Flip-Flops, Registers, and Counters II

Ru Han
Fall

OUTLINE


Flip-Flops, Registers, and Counters

- Logic circuits that can store information
- Flip-flops, which store a single bit
- Registers, which store multiple bits
- Shift registers, which shift the contents of the register
- Counters of various types
- Verilog constructs used to implement storage elements

2

5.8 REGISTERS

- The **basic register** is an n -bit memory device constructed using n flip-flops, all sharing a common clock.
- Example: $n = 4$




- Data are loaded in parallel.
- All n bits may be loaded in 1 clock cycle.

3

SHIFT REGISTER

- A **shift register** is made from D flip-flops where each Q output feeds the next D input.
- Used in various computing and signal processing applications.




(a) Circuit

- Data are loaded serially.
- Require n clock cycles to replace all n bits.

4

SHIFT REGISTER



(a) Circuit

	In	Q ₁	Q ₂	Q ₃	Q ₄ = Out
t_0	1	0	0	0	0
t_1	0	1	0	0	0
t_2	1	0	1	0	0
t_3	1	1	0	1	0
t_4	1	1	1	0	1
t_5	0	1	1	1	0
t_6	0	0	1	1	1
t_7	0	0	0	1	1

(b) A sample sequence

Figure 5.17. A simple shift register.

5

PARALLEL-ACCESS SHIFT REGISTER

- We can construct a register that can be loaded in serial or parallel fashion by connecting a logic network to the D input of each flip-flop.


Inputs & Outputs

Inputs:

- CLK: common clock
- S: Serial data input
- X_0, X_1, \dots, X_{n-1} : Parallel data inputs
- Y: Shift/Load

Outputs:

- Q_0, Q_1, \dots, Q_{n-1} . Data outputs



6

PARALLEL-ACCESS SHIFT REGISTER

Parallel Access Shift Register

Boolean Equations

$$D_0 = \bar{Y} \cdot S + Y \cdot X_0$$

$$D_1 = \bar{Y} \cdot Q_0 + Y \cdot X_1$$

...

$$D_{n-1} = \bar{Y} \cdot Q_{n-2} + Y \cdot X_{n-1}$$

Diagram ($n = 2$)


Logic:

If $Y = 0$, each D input should get data serially.

$$D_0 = S, D_1 = Q_0, D_2 = Q_1, \dots, D_{n-1} = Q_{n-2}$$

If $Y = 1$, load D's in parallel

$$D_0 = X_0, D_1 = X_1, \dots, D_{n-1} = X_{n-1}$$



MUX logic

7

PARALLEL-ACCESS SHIFT REGISTER




Figure 5.18. Parallel-access shift register.

8

5.9 COUNTERS

- A counter is a device that produces as output a specified sequence of numbers.
- Counters can be implemented using the adder/subtractor circuits and the registers.
- We will show how the counter circuits can be designed using T and D flip-flops.

ASYNCHRONOUS COUNTERS


- The simplest counter circuits can be built using T flip-flops because the toggle feature is naturally suited for the implementation of the counting operation.

9

ASYNCHRONOUS COUNTERS

Up-Counter with T Flip-Flops

Asynchronous counter
Ripple counter



This stage is *synchronized* to the clock.




Figure 5.19. A three-bit up-counter.

10

ASYNCHRONOUS COUNTERS

Down-Counter with T Flip-Flops





Figure 5.20. A three-bit down-counter.

11

SYNCHRONOUS COUNTERS

Synchronous Counter with T Flip-Flops

Clock cycle	Q ₂	Q ₁	Q ₀	
0	0	0	0	
1	0	0	1	
2	0	1	0	Q ₁ changes
3	0	1	1	
4	1	0	0	Q ₂ changes
5	1	0	1	
6	1	1	0	
7	1	1	1	
8	0	0	0	

$$T_0 = 1$$

$$T_1 = Q_0$$

$$T_2 = Q_0 Q_1$$

$$\dots$$


$$T_i = Q_0 Q_1 \dots Q_{i-1}$$

Table 5.1. Derivation of the synchronous up-counter.


12

SYNCHRONOUS COUNTERS

○ Synchronous Counter with T Flip-Flops



(a) Circuit




(b) Timing diagram

Figure 5.21. A four-bit synchronous up-counter.

13

SYNCHRONOUS COUNTERS

○ Enable and Clear Capability



(a) Circuit





Figure 5.22. Inclusion of Enable and Clear capability.

14

SYNCHRONOUS COUNTERS

○ Synchronous Counter with D Flip-Flops



If *Enable* = 1, the *D* inputs of the flip-flops are defined by the expressions

$$D_0 = Q_0 \oplus 1 = \overline{Q_0}$$

$$D_1 = Q_1 \oplus Q_0$$

$$D_2 = Q_2 \oplus Q_1 Q_0$$

$$D_3 = Q_3 \oplus Q_2 Q_1 Q_0$$

For a larger counter the *i*th stage is defined by


$$D_i = Q_i \oplus Q_{i-1} Q_{i-2} \cdots Q_1 Q_0$$

Figure 5.23. A four-bit counter with D flip-flops.

15

SYNCHRONOUS COUNTERS

○ Synchronous Counter with D Flip-Flops



If *Enable* = 1, the *D* inputs of the flip-flops are defined by the expressions

$$D_0 = Q_0 \oplus 1 = \overline{Q_0}$$

$$D_1 = Q_1 \oplus Q_0$$

$$D_2 = Q_2 \oplus Q_1 Q_0$$

$$D_3 = Q_3 \oplus Q_2 Q_1 Q_0$$

$$D_0 = Q_0 \oplus \text{Enable}$$

$$D_1 = Q_1 \oplus Q_0 \cdot \text{Enable}$$

$$D_2 = Q_2 \oplus Q_1 \cdot Q_0 \cdot \text{Enable}$$

$$D_3 = Q_3 \oplus Q_2 \cdot Q_1 \cdot Q_0 \cdot \text{Enable}$$

Figure 5.23. A four-bit counter with D flip-flops.

16

SYNCHRONOUS COUNTERS

○ Synchronous Counter with D Flip-Flops

A T flip-flop can be formed from a D flip-flop by providing the extra gating that gives

$$D = \overline{Q}T + Q\overline{T}$$

$$= Q \oplus T$$

Thus in each stage in Figure 5.23, the D flip-flop and the associated XOR gate implement the functionality of a T flip-flop.

17

COUNTERS WITH PARALLEL LOAD

Sometimes it is desirable to start with a different count.

To allow this mode of operation, a counter circuit must have some inputs through which the initial count can be loaded.





Figure 5.24. A counter with parallel-load capability.

18


5.10 RESET SYNCHRONIZATION

- We may want to design a modulo-6 counter, for which the counting sequence is 0, 1, 2, 3, 4, 5, 0, 1, and so on.



19

RESET SYNCHRONIZATION



Because the counter is reset on the active edge of the clock, we call that this type of counter as a **synchronous reset counter**.





Figure 5.25. A modulo-6 counter with synchronous reset.

20

RESET SYNCHRONIZATION



The approach employed in Figure 5.26a is said to use **asynchronous reset**.




Figure 5.26. A modulo-6 counter with asynchronous reset.

21

5.11 OTHER TYPES OF COUNTERS

BCD Counter

It consists of two modulo-10 counters.




Figure 5.27. A two-digit BCD counter.

22

OTHER TYPES OF COUNTERS

Ring Counter

It is possible to devise a counterlike circuit in which each flip-flop reaches the state $Q_i = 1$ for exactly one count, while for all other counts $Q_i = 0$. Then Q_i indicates directly an occurrence of the corresponding count.




Fig. 5.28. Ring counter.

23

OTHER TYPES OF COUNTERS

Ring Counter

Fig. 5.28(b) shows how a ring counter can be constructed using a two-bit up-counter and a decoder.




Fig. 5.28 (b). 4-bit Ring counter.

24

OTHER TYPES OF COUNTERS

Johnson Counter

An interesting variation of the ring counter is obtained if, instead of the Q output, we take the \bar{Q} output of the last stage and feed it back to the first stage, as shown in Figure 5.29.




Figure 5.29. Johnson counter.

25

CONCLUSION

- Register
 - Shift register
 - Counter
- Assignment: 5.4, 5.15, 5.17

26