






DESIGN ENTRY • Schematic Capture • Schematic refers to a diagram of a circuit • Called library • Hardware Description Language • VHDL • Verilog • The Key to design hardware • Think hardware • Think parallel • Think synchronism(talk about later)











2.10 INTRODUCTION TO VERILOG

connects such elements together.

- Representation of Digital Circuits in Verilog
- Verilog allows the designer to describe a desired circuit in a number of ways:
- (1) Structural representation of logic circuits
 Use Verilog constructs that describe the structure of
 the circuit in terms of circuit elements, such as logic
 gates. A larger circuit is defined by writing code that
- (2) Behavioral representation of logic circuits
 Describe a circuit more abstractly, by using logic
 expressions and Verilog programming constructs that
 define the desired behavior of the circuit, but not its
 actual structure in terms of gates.

STRUCTURAL SPECIFICATION OF LOGIC CIRCUITS

 Verilog includes a set of gate-level primitives that correspond to commonly-used logic gates. A gate is represented by indicating its functional name, output, and inputs.

not (y, x);



- A logic circuit is specified in the form of a module that contains the statements that define the circuit.
- ${\bf o}$ A module has inputs and outputs, which are referred to as its ports.
- o Example 1:







Figure 2.36. The logic circuit for a multiplexer.








STRUCTURAL SPECIFICATION OF LOGIC CIRCUITS O Verilog Syntax The names of modules and signals in Verilog code follow two simple rules: (1) The name must start with a letter, and it can contain any letter or number plus the "_" underscore and "\$" characters. (2) Verilog is case sensitive. A comment begins with the double slash "//" and continues to the end of the line.


BEHAVIORAL SPECIFICATION OF LOGIC CIRCUITS • Use more abstract expressions and programming constructs to describe the behavior of a logic circuit. • Example 3: $f = \overline{sx_1 + sx_2}$ module example3 (x1, x2, s, f); input x1, x2, s; output f: assign $f = (\sim s \& x1) \mid (s \& x2)$; endmodule Figure 2.40. Using the continuous assignment to specify the circuit in Figure 2.36.


























How NOT TO WRITE VERILOG CODE Avoid to contain many variables and loops in Verilog codes. It is difficult to determine what logic circuit the CAD tools will produce when synthesizing such code. If the designer cannot readily determine what logic circuit is described by the Verilog code, then the CAD tools are not likely to synthesize the circuit that the designer is trying to model.

