

OUTLINE

Chapter 3:

Representation of numbers in computers
Circuits used to perform arithmetic operations
Performance issues in large circuits
Use of Verilog to specify arithmetic circuits

1 2

3.1 POSITIONAL NUMBER REPRESENTATION
Unsigned Integers

Numbers that are positive only are called *unsigned*, and numbers that can also be negative are called *signed*.


An *n*-bit unsigned number:  $B = b_{-i}b_{-i}\cdots b_{-i}b_{-i}$   $V(B) = b_{n-1} \times 2^{n-1} + b_{n-2} \times 2^{n-2} + \cdots + b_1 \times 2^1 + b_0 \times 2^0$   $= \sum_{i=0}^{n-1} b_i \times 2^i$ 


3

3.2 Addition of Unsigned Numbers

1-Bit Addition

• Two 1-bit addends:  $x, y \in \{0, 1\}$   $\Rightarrow sum \in \{0, 1, 2\}$   $x \qquad 0 \qquad 0 \qquad 1 \qquad 1$   $\frac{+y}{c \ s} \qquad \frac{+0}{0 \ 0} \qquad \frac{+1}{0 \ 1} \qquad \frac{+1}{1 \ 0}$   $Carry \qquad Sum$ (a) The four possible cases







8


7

 $FULL\ ADDER$ • 2 1-bit addends: a, b \in \{0, 1\}
1 1-bit carry-in:  $c_{in} \in \{0, 1\}$   $still\ only\ need\ 2-bit\ output$   $low\ bit: s\ (sum)$   $high\ bit: c_{out}\ (carry-out)$   $\Rightarrow sum \in \{0, 1, 2, 3\}$ 

9 10







XOR GATES

 XOR operations are sometimes very useful in optimizing logic circuits because they cover nonadjacent squares in a K-map.

 ${\color{red} \circ}$  2-input XOR

$$f = a \oplus b$$

$$= \overline{a} \cdot b + a \cdot \overline{b}$$

$$= b \oplus a$$

$$a$$

$$0$$

$$0$$


$$1$$

$$1$$

$$1$$

For the Two-input XOR, one input can be thought as the control signal to determine whether the true or complemented of the other input.

13




XOR GATES - 4 INPUT XOR  $f = a \oplus b \oplus c \oplus d$  $\circ$  f = 1 if + only if an odd number of inputs = 1 XOR is also referred to SOP: 9 gates as the odd XOR: 1 gate function. 01 1 0 0 1 11 0 1 1 0 01 11 **10** 1 0 0 1 10 0 0 1 1 1


15


17


16

14











19





21 22

ANALYSIS OF THE RIPPLE-CARRY ADDER

• For ripple-carry adder, the total delay depends on the size of the number.

• When 32 or 64 bit number, the delay is unacceptable.


• As a result, we need to design a new architecture in the following chapter.


• Until now, we talk about the unsigned adder.

3.2.3 DESIGN EXAMPLE

• Suppose that we need a circuit that multiplies an eight-bit unsigned number by 3. Let  $A=a_7a_6\cdots a_1a_0$  denote the number and  $P=p_9p_8\cdots p_1p_0$  denote the product P=3A.

23 24





## 3.3.1 Negative Numbers

• Negative numbers can be represented in three different ways:

sign-and-magnitude,

1's complement,

2's complement.

NEGATIVE NUMBERS

- Negative numbers can be represented in three different ways:
  - $(1) \ sign-and-magnitude$

The sign symbol distinguishes a number as being positive or negative.

(2) 1's complement

In the 1's complement scheme, an n-bit negative number, K, is obtained by subtracting its equivalent positive number, P, from  $2^n - 1$ ; that is,  $K = (2^n - 1) - P$ .

 $(3) \ \ 2\text{'s complement}$ 

In the 2's complement scheme, a negative number, K, is obtained by subtracting its equivalent positive number, P, from  $2^n$ ; namely,  $K = 2^n - P$ .

27

28

## NEGATIVE NUMBERS

o Rule for Finding 1's and 2's Complements

Given a number  $B = b_{n-1}b_{n-2} \cdot \cdot \cdot b_1b_0$ ,

o 1's Complements

1's complement can be obtained simply by complementing each bit of the number, including the sign bit.

o 2's Complements

(1) a simpler way of finding a 2's complement of a number is to add 1 to its 1's complement

(2) Its 2's complement,  $K=k_{n-1}k_{n-2}\cdot\cdot\cdot k_1k_0$ , can be found by examining the bits of B from right to left and taking the following action:

(a) copy all bits of B that are 0 and the first bit that is 1;

 $(b) \ \ then \ simply \ complement \ the \ rest \ of \ the \ bits.$ 

29

NEGATIVE NUMBERS

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1


Table 3.2. Interpretation of four-bit signed integers.


30

29


o Assignment: Page 184: 3.1, 3.2, 3.4

31 32






33



3.3.3 ADDER AND SUBTRACTION UNIT
For X-Y = X+(-Y), we need the 2's complement of Y, which can be obtained by adding 1 to the 1's complement of Y. In other words, Subtraction can be completed by the addition.
So: We need to perform X+Y and X+Y+1 in just one circuit.
How can we build the unify circuit to perform addition and subtraction.
Think about the feature of XOR.



HINTS:

• When design the digital circuit:

• As flexible as possible

• As many tasks as possible

• To minimize the area and reduce the wiring complexity

37

3.3.5 ARITHMETIC OVERFLOW

- What is overflow?
  - $\ensuremath{\bowtie}$  The result beyonds the range of the 2's complement of n-bit singed number.
- ${\color{blue} \bullet}$  So: The occurrence of overflow should be  ${\color{blue} \mbox{detected}}$  and reported the system.
- ${\color{blue} \circ}$  Investigate some example in the textbook.

ARITHMETIC OVERFLOW

• The four cases where 2's-complement numbers with magnitudes of 7 and 2 are added.

Figure 3.13. Examples of determination of overflow.

For *n*-bit numbers we have Overflow =  $c_{n-1} \oplus c_n$ 

Overflow =  $c_{n-1} \oplus c_n$ =  $x_3 y_3 \overline{s}_3 + \overline{x}_3 \overline{y}_3 s_3$ 

39

40


38

HOW TO DETECT THE OVERFLOW?

- ${\color{red} \circ}$  Analysis Figure 3.9 and Figure 3.13
- ${\color{red} \circ}$  We can draw the conclusion:
- ${\color{blue} \circ}$  for the n-bit numbers , we have

Overflow =  $c_{n-1} \oplus c_n$ Note:  $c_{n-1}$  is the carry out from the MSB position  $C_n$  is the carry out form the Sign position

- Another way to detect the overflow is to compare the sign bit of sum with the sign of summands.
- o So: ??
- ${\color{blue} \bullet}$  Understand the difference of carry out and the overflow



3.4 FAST ADDER

- We can reduce the delays to the carry bits by calculating them directly from the inputs, not from the outputs from the previous stage.
- The trade-off is an increase in complexity for a decrease in delay.
- There are two ways to produce a carry output from each stage.
  - Carry Generation
  - · Carry Propagate

43

44



o Carry Generation: in a given stage, a carry is generated if both a and b are 1.

FAST ADDER

o Carry Propagate: if a carry comes in to a given stage, we will propagate that carry to the next stage if either a or b is 1.

45

46

## FAST ADDER

o Truth Table of full adder

	Cout	s	$c_{\rm in}$	b	a	
	0	0	0	0	0	
	0	1	1	0	0	
	0	1	0	1	0	
$\mathbf{p}_{\mathbf{n}} = \mathbf{a}_{\mathbf{n}} \oplus \mathbf{b}_{\mathbf{n}}$	1	0	1	1	0	
	0	1	0	0	1	
	1	0	1	0	1	
1	1	0	0	1	1	
$g_n = a_n b_n$	1	1	1	1	_1	
]						

- ${\color{blue} \circ}$  Note:  $g_n$  and  ${\color{blue} p_n}$  are already produced by the full adder circuit!!!
- Adder outputs

$$s_n = a_n \oplus b_n \oplus c_n = p_n \oplus c_n$$
  
$$c_{n+1} = a_n b_n + (a_n \oplus b_n) c_n = g_n + p_n c_n$$


CARRY-LOOKAHEAD ADDER


 ${\color{blue} \circ}$  To reduce delays to carry outputs, rewrite  $c_{n+1}$  in terms of  $\boldsymbol{c}_0,\,\boldsymbol{g},$  and  $\boldsymbol{p}$  signals


 $= \mathbf{g}_3 + \mathbf{p}_3 \mathbf{g}_2 + \mathbf{p}_3 \mathbf{p}_2 \mathbf{g}_1 + \mathbf{p}_3 \mathbf{p}_2 \mathbf{p}_1 \mathbf{g}_0 + \mathbf{p}_3 \mathbf{p}_2 \mathbf{p}_1 \mathbf{p}_0 \mathbf{c}_0$ 


- Bit 0:  $c_1 = g_0 + p_0 c_0$
- Bit 1:  $c_2 = g_1 + p_1 c_1$
- $= \mathbf{g}_1 + \mathbf{p}_1 \mathbf{g}_0 + \mathbf{p}_1 \mathbf{p}_0 \mathbf{c}_0$
- Bit 2:  $c_3 = g_2 + p_2 c_2$  $= \mathbf{g}_2 + \mathbf{p}_2 \mathbf{g}_1 + \mathbf{p}_2 \mathbf{p}_1 \mathbf{g}_0 + \mathbf{p}_2 \mathbf{p}_1 \mathbf{p}_0 \mathbf{c}_0$
- Bit 3:  $c_4 = g_3 + p_3 \dot{c}_3$
- o Result: Carry-lookahead adder

47












51 52






53 54



3.5 Design of Arithmetic Circuits Using CAD HD How to write the hierarchical code for a ripple-carry adder? module fulladd (Cin, x, y, s, Cout); module fulladd (Cin, x, y, s, Cout); input Cin, x, y; input Cin, x, y; output s. Cout: output s. Cout: xor (s, x, y, Cin); xor (s, x, y, Cin); and (z1, x, y) , (z2, x, Cin) , (z3, y, Cin);  $\begin{array}{l} \textbf{and} \ (z1,\,x,\,y);\\ \textbf{and} \ (z2,\,x,\,Cin); \end{array}$ or (Cout, z1, z2, z3); or (Cout, z1, z2, z3); endmodule Not Suggested!! endmodule Figure 3.18. Verilog code for the Figure 3.19. Another version of

56

55



DESIGN OF ARITHMETIC CIRCUITS USING VERILOG

module adder4 (carryin, x3, x2, x1, x0, y3, y2, y1, y0, s3, s2, s1, s0, carryout);
input carryin, x3, x2, x1, x0, y3, y2, y1, y0;
output s3, s2, s1, s0, carryout;
fulladd stage0 (carryin, x0, y0, s0, c1);
fulladd stage0 (carryin, x1, x1, c2);
fulladd stage2 (c2, x1, y2, s2, s2, s2);
fulladd stage2 (c2, x2, y2, s2, s2, s3);
fulladd stage3 (c3, x3, y3, s3, carryout);
endmodule

module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output s, Cout;

massign  $s = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land y \land Cin$ ,
assign  $c = x \land$ 

57 58

USING VECTORED SIGNALS

Multibit signals can be represented in Verilog code as a multibit vector, An example of an input vector is

input [3:0] X; wire [3:1] C;

module adder4 (carryin, X, Y, S, carryout);
input carryin;
input [3:0] X, Y;
output [3:0] S;
output carryout;
wire [3:1] C;

fulladd stage0 (carryin, X[0], Y[0], S[0], C[1]);
fulladd stage1 (C[1], X[1], Y[1], S[1], C[2]);
fulladd stage2 (C[2], X[2], Y[2], S[2], C[3]);
fulladd stage3 (C[3], X[3], Y[3], S[3], carryout);
endmodule

Figure 3.23. A four-bit adder using vectors.

USING A GENERIC SPECIFICATION

How to define a module that could be used to implement an adder of any size?

Verilog allows the use of general parameters that can be given a specific value as desired.

For example:

X[n-1:0].
parameter n = 4;
the bit range of X is [3:0]

Default Value, may be updated
When instantiation

59 60

```
 \begin{array}{c} \textbf{USING A GENERIC SPECIFICATION} \\ \textbf{module} \ addern \ (carryin, X, Y, S, carryout); \\ \textbf{parameter} \ n=32; \\ \textbf{input } \ carryin; \\ \textbf{input } \ (n-1:0] \ X, \ Y; \\ \textbf{output reg} \ [n-1:0] \ S; \\ \textbf{output reg} \ [n-1:0] \ S; \\ \textbf{output reg} \ [n:0] \ C; \\ \textbf{integer} \ k; \\ \textbf{always} \ @(X, Y, carryin) \\ \textbf{begin} \\ \textbf{C[0]} = \ carryin; \\ \textbf{for} \ (k=0; k<n; k=k+1) \\ \textbf{Not Suggested!!} \\ \textbf{begin} \\ \textbf{S[k]} = X[k] \ Y[k] \ C[k]; \\ \textbf{C[k+1]} = (X[k] \ \& \ Y[k]) \ | \ (X[k] \ \& \ C[k]) \ | \ (Y[k] \ \& \ C[k]); \\ \textbf{end} \\ \textbf{end module} \\ \textbf{Figure 3.24.} \ A \ generic \ specification \ of a \ ripple-carry \ adder. \end{array}
```

USING THE GENERATE CAPABILITY module addern (carryin, X, Y, S, carryout); parameter n=32; input carryin; input [n-1:0] X, Y; output [n-1:0] S; output carryout; wire [n:0] C; module fulladd (Cin, x, y, s, Cout); input Cin, x, y; output s, Cout; genvar i; assign C[0] = carryin;  $\begin{aligned} & \textbf{assign s} = x \wedge y \wedge Cin, \\ & \textbf{assign Cout} = (x \& y) \mid (x \& Cin) \mid (y \& Cin); \end{aligned}$ assign carryout = C[n]; 
$$\label{eq:generate} \begin{split} & \underline{\text{for } (i=0;\, i <= n-1;\, i=i+1)} \end{split}$$
endmodule begin:addbit fulladd stage (C[i], X[i], Y[i], S[i], C[i+1]); end endgenerate Figure 3.25. A ripple-carry adder specified by using the **generate** statement.

62

1

61

NETS AND VARIABLES IN VERILOG

• Nets: Connections between logic elements are defined using nets.

1). A net represents a node in a circuit.

2). It can be a scalar that represents a single connection or a vector that represents multiple connections.

• Variables: Signals produced by procedural statements are referred to as variables.

1). A variable can be assigned a value in one Verilog statement, and it retains this value until it is overwritten by a subsequent assignment statement.

2). There are two types of variables: reg and integer.

ARITHMETIC ASSIGNMENT STATEMENTS Verilog implements such operations using arithmetic assignment statements and vectors. For example: input [n-1:0] X, Y; output [n-1:0] S; S = X + Y;module addern (carryin, X, Y, S): parameter n = 32; EDA tool will input carryin: synthesize the "+" input [n-1:0] X, Y;  $\pmb{output\ reg\ [n-1:0]\ S;}$ into the connection of basic logic gates always @(X, Y, carryin) S = X + Y + carryin;endmodule Figure 3.26. Specification of an *n*-bit adder using arithmetic assignment

63 64

```
module addern (carryin, X, Y, S, carryout, overflow);
parameter n = 32;
input carryin;
input [n-1:0] X, Y;
output reg [n-1:0] S;
output reg carryout, overflow;
always @(X, Y, carryin)
begin
S = X + Y + carryin;
carryout = (X[n-1] & Y[n-1]) | (X[n-1] & ~S[n-1]) | (Y[n-1] & ~S[n-1]);
overflow = (X[n-1] & Y[n-1]) | (~X[n-1] & ~Y[n-1] & S[n-1]);
end
endmodule

Figure 3.27. An n-bit adder with carry-out and overflow signals.
```

ARITHMETIC ASSIGNMENT STATEMENTS

module addern (carryin, X, Y, S, carryout, overflow);
parameter n = 32;
input carryin;
input [n-1:0] X, Y;
output reg [n-1:0] S;
output reg carryout, overflow;
reg [n:0] Sum;
always @(X, Y, carryin)
begin
Sum = (1!h0 X) + {1!b0,Y} + carryin;
S = Sum[n-1:0];
carryout = Sum[n];
overflow = (X[n-1] & Y[n-1] & ~S[n-1]) | (~X[n-1] & ~Y[n-1] & S[n-1]);
end
endmodule

Figure 3.28. An alternative specification of an n-bit adder with carry-out and overflow signals.

65 66

```
ARITHMETIC ASSIGNMENT STATEMENTS

module addern (carryin, X, Y, S, carryout, overflow);
parameter n = 32;
input carryin;
input [n-1:0] X, Y;
output reg [n-1:0] S;
output reg carryout, overflow;

always @(X, Y, carryin)
begin
{carryout, S} = X + Y + carryin;
overflow = (X[n-1] & Y[n-1] & ~S[n-1]) | (~X[n-1] & ~Y[n-1] & S[n-1]);
end
endmodule

Figure 3.29. Simplified complete specification of an n-bit adder.
```

ARITHMETIC ASSIGNMENT STATEMENTS  $\begin{aligned} & \textbf{module} \ \, \text{fulladd} \, (\text{Cin}, x, y, s, \text{Cout}); \\ & \textbf{input} \, \, \text{Cin}, x, y; \\ & \textbf{output} \, \, \text{reg} \, s, \text{Cout}; \\ & \textbf{always} \, \, \textcircled{@}(x, y, \text{Cin}) \\ & \{ \text{Cout}, s \} = x + y + \text{Cin}; \\ & \textbf{endmodule} \end{aligned}$  Figure 3.30. Behavioral specification of a full-adder.

68

70

67

MODULE HIERARCHY IN VERILOG CODE

module adder\_hier (A, B, C, D, S, T, overflow);
input [15:0] A, B;
input [7:0] C, D;
output [16:0] S;
output [8:0] T;
output overflow;
wire o1, o2; // used for the overflow signals
addern U1 (1'b0, A, B, S[15:0], S[16], o1);
defparam U1 n = 16;
addern U2 (1'b0, C, D, T[7:0], T[8], o2);
defparam U2.n = 8;
assign overflow = o1 | o2;
endmodule

Figure 3.31. An example of setting parameter values in Verilog code.

MODULE HIERARCHY IN VERILOG CODE

module adder\_hier (A, B, C, D, S, T, overflow);
input [15:0] A, B;
input [7:0] C, D;
output [16:0] S;
output [8:0] T;
output overflow;
wire o1, o2; //used for the overflow signals
addern #(16) UI (150, A, B, S[15:0], S[16], o1);
addern #(8) U2 (1'b0, C, D, T[7:0], T[8], o2);
assign overflow = o1 | o2;
endmodule

Figure 3.32. Using the Verilog # operator to set the values of parameters 70

69

REPRESENTATION OF NUMBERS IN VERILOG CODE

Numbers can be given as constants in Verilog code.
They can be given as binary (b), octal (o), hexadecimal (h), or decimal (d) numbers.

12'b100010101001 'b100010110 12'04251 '0426 12'h8A9 'h116 12'd2217 278

REPRESENTATION OF NUMBERS IN VERILOG CODE

• The value of a positive number does not change if 0s are appended as the most-significant bits;

• The value of a negative number does not change if 1s are appended as the most-significant bits.


• Such replication of the sign bit is called *sign extension*.


Suppose that *A* is an eight-bit vector and *B* is a four-bit vector.


S = A + B;


S = A + {4{B[3]}, B};

71 72









75 76


3.7 OTHER NUMBER REPRESENTATIONS
• Fixed-Point Numbers skip


BINARY-CODED-DECIMAL REPRESENTATION


• BCD: In digital systems it is possible to represent decimal numbers simply by encoding each digit in binary form.

| Decimal digit | BCD code | | 0 0000 | 1 0001 | 2 0010 | 3 0011 | 4 0100 | 5 0101 | 6 0110 | 7 0111 | 8 1000 | 9 1001 | 1001 | Table 3.3. Binary-coded decimal digits.

77 78







module bedadd(Cin, X, Y, S, Cout);
input Cin;
input [3:0] X, Y;
output reg [3:0] S;
output reg [3:0] S;
output reg [4:0] Z;
always@(X, Y, Cin)
begin
 Z = X + Y + Cin;
 if (Z < 10)
 {Cout, S} = Z;
else
 {Cout, S} = Z + 6;
end
endmodule

Figure 3.40. Verilog code for a one-digit BCD adder.

81 82

3.8 Examples of Solved Problems

CONCLUSION

• Understanding the ADDER and fast ADDER
• XOR Gate
• Difference of the ripple-carry and look-ahead carry adder
• Some concept like delay, critical path, fan-in,fan-out ...
• Advanced Verilog

• Assignment: 3.5, 3.7(show->prove),3.14
• 3.21, 3.22