

COMBINATIONAL VS. SEQUENTIAL LOGICS

- ${\color{red} \bullet} \ Combinational \ Logic \ Circuits:$
 - The output at any time depends only on the inputs at the same time.
 - Output does not depend on input values at previous time, or some internal states of the device.
- ${\color{red} \bullet}$ Sequential Logic Circuits:
 - The output depends on both the present inputs and the present states.
 - The state represents the stored information that is determined by what the inputs were at some time in the past.

SEQUENTIAL LOGICS

- In this chapter we will introduce circuits that can be used as storage elements.
 - Why do we need such circuits?
 - · Example: Alarm devices.




Figure 5.1. Control of an alarm system.

STORAGE ELEMENTS

• A rudimentary memory element, consisting of a loop that has two inverters.





Figure 5.2. A simple memory element.


SEQUENTIAL LOGIC


• Ring Oscillator





En = 0 En = 1


- This circuit is not combinational:
- If En = 1, we cannot specify if z = 0 or z = 1 without knowing the internal state.
- We have built a sequential circuit using combinational components (gates) by feeding the output back to one of the inputs.






















































































EDGE-TRIGGERED FLIP-FLOPS

$Characteristic\ Equation$

- ${\color{red} \bullet} Boolean \ equation \ describing \ edge-triggered \ flip-flops. \\ Gives \ Q(t+1) \ when \ next \ clock \ edge \ occurs. \\$
- oD Flip-Flop (No Preset or Clear)

$$\mathrm{Q}(\mathrm{t}{+}1)=\mathrm{D}$$

 ${\color{red} \circ T} \ Flip\text{-}Flop$

$$\mathbf{Q} \ (\mathbf{t} \! + \! \mathbf{1}) = \mathbf{T} \cdot \mathbf{Q}(\mathbf{t}) + \mathbf{T} \cdot \mathbf{Q}(\mathbf{t})$$

oJK Flip-Flop

$$\mathbf{Q}\left(\mathbf{t} {+} \mathbf{1}\right) = \mathbf{\overline{K}} \cdot \mathbf{Q}(\mathbf{t}) + \mathbf{J} \cdot \mathbf{Q}(\mathbf{t})$$

5.7 Summary of Terminology

Basic latch

- •Basic latch is a feedback connection of two NOR gates or two NAND gates, which can store one bit of information.
- ${\color{red} {\bf oIt}}$ can be set to 1 using the S input and reset to 0 using the R input.

Gated latch

- •Gated latch is a basic latch that includes input gating and a control input signal.
- •The latch retains its existing state when the control input is equal to 0. Its state may be changed when the control signal is equal to 1. (positive latch)

 $Gated\ SR\ latch$

 $Gated\ D\ latch$



SUMMARY OF TERMINOLOGY

Flip Flop

- ${\tt oA}$ $\it flip-flop$ is a storage element that can have its output state changed only on the edge of the controlling clock signal.
- oIf the state changes when the clock signal goes from 0 to 1, we say that the flip-flop is *positive-edge triggered*.
- If the state changes when the clock signal goes from 1 to 0, we say that the flip-flop is negative-edge triggered.

CONCLUSION

- Understand the basic store element architecture
- \circ Understand the t_{su} , t_{hold} , and t_{CQ}
- o Assignment:
- ${\color{red} \circ}$ Pages: 321-322
- ${\color{red} \circ}~5.1,\,5.2,\,5.3$