

# DIGITAL LOGIC

## Implementation Technology

Ru Han

## DIGITAL LOGIC AND VERILOG

### Appendix B

*How do transistors work as a switch?*

*How are devices actually built?*

B.1, B.2, B.3, B.8.1, B.8.7, B.8.8

### Implementation Technology

- MOS Transistors
- How Do MOS Transistors Work?
- Use MOS to Build Gates
- Design Procedure

## MOS TRANSISTORS


### MOSFET:

- **M**etal-**O**xide **S**ilicon **F**ield-**E**ffect **T**ransistor
- A 3-terminal device that acts as a voltage-controlled switch.
- Two flavors:
  - NMOS (n-type, n-channel)
  - PMOS (p-type, p-channel)


## B.1 TRANSISTOR SWITCHES

### NMOS TRANSISTOR


#### Symbol



#### Circuit




#### Switch Model




## PMOS TRANSISTOR


### Symbol



### Circuit




#### Switch Model




## HOW DO MOS TRANSISTORS WORK?

- **Semiconductor**: A material (e.g., silicon) that normally does not conduct electricity, unless something is done to cause a concentration of charged particles, forming a conducting region.
- **Silicon** is a Group IV material, forming crystal lattice with bonds to four neighbors




## HOW DO MOS TRANSISTORS WORK?

- **n-type:** A semiconductor which contains a net excess of electrons  
⇒ Negative charges
- **p-type:** A semiconductor in which the ions have a lack of electrons  
⇒ Positive charges (holes)



7


## THE MOS TRANSISTOR



8

## N-TYPE MOS OPERATION


- $V_G = \text{Low} \Rightarrow$  Transistor is OFF
- In this state, the p-channel region does not conduct  
⇒  $I_{DS} \approx 0$ ;  $V_D \neq 0$



9

## N-TYPE MOS OPERATION CONT.

- $V_G = \text{High} \Rightarrow$  Transistor is ON
- Negative charge attracted to body
- Inverts a channel under gate to n-type
- Current can flow through channel between drain and source  
⇒  $I_{DS} > 0$ ;  $V_D \approx 0$




10

## B.2 NMOS LOGIC GATES



### USE MOSFET'S TO BUILD GATES

#### NMOS Inverter



$V_X = \text{High} \Rightarrow$  FET is ON


$V_X = \text{Low} \Rightarrow$  FET is OFF



11


## USE MOSFET'S TO BUILD GATES

#### PMOS Inverter



$V_X = \text{High} \Rightarrow$  FET is OFF

$V_X = \text{Low} \Rightarrow$  FET is ON




12

## USE MOSFET'S TO BUILD GATES

### NMOS NAND Gate

$V_X$	$V_Y$	$V_f$
0	0	1
0	1	1
1	0	1
1	1	0

If both  $V_X$  and  $V_Y$  are High  
 $\Rightarrow$  Both FET's are ON  
 $\Rightarrow V_f$  connected to Ground  
 $\Rightarrow V_f = 0$



If either  $V_X$  or  $V_Y$  is low  
 $\Rightarrow$  No path to Ground  
 $\Rightarrow I = 0$   
 $\Rightarrow V_R = 0$   
 $\Rightarrow V_f = +5V$

13


## B.3 CMOS LOGIC GATES

- We can proceed to show NMOS versions of AND, NOR, OR, etc.
- However, these gates experience problems:
  - Achieving proper logic levels at  $V_f$  (High  $\approx +5V$ , Low  $\approx 0V$ ) is critically dependent on the value of  $R$ .
  - When FET's are ON, significant current may pass through  $R$  & FET  $\Rightarrow$  Power dissipation, heat
  - Gates are often used to drive other gates. This means we have many  $R$  values to choose simultaneously, and many opportunities for heating.
- Solution: CMOS – Complementary MOS**
  - NMOS + PMOS FET's are arranged in complementary pairs.

14

## CMOS INVERTER


A	Y
0	
1	



15

## CMOS INVERTER



A	Y
0	1
1	



16

## CMOS INVERTER

A	Y
0	1
1	0




**Advantages over NMOS & PMOS:**  
 (a) No  $R$  value to choose;  
 (b) Small current drain in either state.

17

## CMOS 2-INPUT NAND GATE


A	B	Y
0	0	
0	1	
1	0	
1	1	



18

### CMOS 2-INPUT NAND GATE


A	B	Y
0	0	1
0	1	
1	0	
1	1	



19

### CMOS 2-INPUT NAND GATE


A	B	Y
0	0	1
0	1	1
1	0	
1	1	



20

### CMOS 2-INPUT NAND GATE

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	




Output Y is '1' only when either inputs A **OR** B is '0'.  
 $\Rightarrow$  PMOS FET's are connected **in parallel**.

21

### CMOS 2-INPUT NAND GATE

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



Output Y is '0' only when inputs A **AND** B both are '1'.  
 $\Rightarrow$  NMOS FET's are connected **in series**.

22

### CMOS NOR GATE

#### Design Considerations

#### Truth Table


$V_X$	$V_Y$	$V_f$
0	0	1
0	1	0
1	0	0
1	1	0

- $V_f = 1$  (Pulled up) only when both  $V_X = 0$  **AND**  $V_Y = 0$   
**= 0:** p-type  
**AND:** in series
- $V_f = 0$  (Pulled down) whenever  $V_X = 1$  **OR**  $V_Y = 1$   
**= 1:** n-type  
**OR:** in parallel

23

### CMOS NOR GATE

#### Circuit Diagram



#### Verification

$V_X$	$V_Y$	$P_1$	$P_2$	$N_1$	$N_2$	$V_f$
0	0	ON	ON	OFF	OFF	1
0	1	ON	OFF	OFF	ON	0
1	0	OFF	ON	ON	OFF	0
1	1	OFF	OFF	ON	ON	0

#### CMOS OR Gate

Take output from CMOS NOR, connect to input of CMOS inverter.

24

## OTHER LOGIC FUNCTIONS

A. By appropriate choice of a PMOS PUN (pull-up network) and a complementary NMOS PDN (pull-down network), we can find a CMOS circuit for any logical function, provided that all variables in the expression are complemented.

Ex: (a)  $f = \bar{A}\bar{B} + \bar{A}\bar{C}$  ✓  
 (b)  $f = A\bar{B} + \bar{A}\bar{C}$  ✗


B. Other logic functions can be realized by placing CMOS inverters on the inputs and/or outputs as needed.

25

## OTHER LOGIC FUNCTIONS

C. The PUN and PDN must be complementary.


- If two PMOS FETs are connected **in series** in the PUN, then the corresponding NMOS FETs must be connected **in parallel** in the PDN.
- If two PMOS FETs are connected **in parallel** in the PUN, then the corresponding NMOS FETs must be connected **in series** in the PDN.



26

## OTHER LOGIC FUNCTIONS

- Pull-up net (PUP) off when pull-down (PDN) on
- PUP implemented as complement of PDN (Complementary MOS)
- If two FETs in parallel in PDN, counterparts in series in PUP
- Output (Y) connected to VDD or GND, **never both**



27


## DESIGN PROCEDURE

- 1) Manipulate  $f$  into proper form:
  - All variables complemented
  - Appear as few times as possible
 Example:  $f = \bar{A}\bar{B} + \bar{A}\bar{C} = \bar{A}(\bar{B} + \bar{C})$
- 2) PUN: If two expressions are joined by **OR**, then their PMOS FETs should be connected **in parallel**. **AND**  $\Rightarrow$  **in series**.
- 3) PDN: Determine  $\bar{f}$  using DeMorgan's Theorem. **OR**  $\Rightarrow$  **in parallel**. **AND**  $\Rightarrow$  **in series**.

28

## DESIGN PROCEDURE


- 4) Example 1:  
 $f = \bar{A}(\bar{B} + \bar{C})$   
 $\bar{f} = A + BC$



29

## DESIGN PROCEDURE

- 4) Example 2:  
 $f = \bar{A}\bar{B} + \bar{A}\bar{C} + \bar{C}\bar{D}$   
 $= \bar{A}(\bar{B} + \bar{C}) + \bar{C}\bar{D}$   
 $\bar{f} = (A + BC)(C + D)$




30

## OTHER LOGIC FUNCTIONS

- Example 3:  
 $f = A\bar{B} + A\bar{C}$

Let  $x = \bar{A}$ ,

$$\begin{aligned} f &= \bar{x}\bar{B} + \bar{x}\bar{C} \\ &= \bar{x}(\bar{B} + \bar{C}) \\ \bar{f} &= x + BC \end{aligned}$$




31

## OTHER LOGIC FUNCTIONS

- Example 4:  
 $f = A + BC$

$$\begin{aligned} \text{Let } g &= \bar{f}, \\ g &= \bar{A}(\bar{B} + \bar{C}) \\ \bar{g} &= A + BC \end{aligned}$$



32

## WHY USE PMOS IN PUN AND NMOS IN PDN?


- An NMOS transistor turns ON by forming an n-type conducting channel.

- This channel will only conduct efficiently if  $V_G > V_S$ .
- Consider NMOS in PUN,  $V_S$  should be pulled up to +5V. Then  $V_S \approx V_G$  and the channel conducts poorly.

⇒ Bad logic levels at output.

+5V → 3.5V  
0V → 0V

**NMOS passes 0s well and 1s poorly.**




- Similarly, a PMOS will function poorly in a PDN.  
**PMOS passes 1s well and 0s poorly.**

33

## B.8.8 TRANSMISSION GATE

- Basic Circuit




**S and S-bar must be complements**

- Operations

- $S=0$  &  $\bar{S}=1$ : PMOS & NMOS OFF ⇒ **open circuit**
- $S=1$  &  $\bar{S}=0$ : PMOS & NMOS ON ⇒ **short circuit**
- Need both PMOS and NMOS so that both 0s and 1s are "passed".

- Symbol



S	f
0	Z
1	X

**High Impedance**

34


## XOR GATE

- Truth Table

x	y	$x \oplus y$
0	0	0
0	1	1
1	0	1
1	1	0

$$f = \bar{x}y + x\bar{y}$$

- SOP Realization



**Less transistors?**

**Less transistors?**

**Less transistors?**

**Number of transistors?**  
**Cost?**


35

## XOR GATE

- Transmission Gate Realization

$$f = \bar{x}y + x\bar{y} = \begin{cases} y & \text{if } x = 0 \\ \bar{y} & \text{if } x = 1 \end{cases}$$

**Number of transistors?**



$x = 0$ :  $T_1$  on,  $T_2$  off  
⇒  $f = y$

$x = 1$ :  $T_1$  off,  $T_2$  on  
⇒  $f = \bar{y}$

36

## CONCLUSION

- Understanding the operation scheme of MOSFET
- Can build simple circuit using CMOS
- Assignment:
- B.1, B.6 ,B.8 , B.10, B.12 on Pages 814-818:

37

## XNOR GATE

- 1. Design the simplest POS circuits.
- 2. Implement the XNOR function using only NOR gates.
- 3. Derive a CMOS complex gate for XNOR. Use as few transistors as possible.
- 4. Could you give a circuit that use less transistors than CMOS complex gate? If yes, please give us the circuit.

**Write down answers on one single paper .  
Hand out it with your name and student number .**

38