






# MOS TRANSISTORS MOSFET: • Metal-Oxide Silicon Field-Effect Transistor • A 3-terminal device that acts as a voltage-controlled switch. • Two flavors: • NMOS (n-type, n-channel) • PMOS (p-type, p-channel)



























































### OTHER LOGIC FUNCTIONS


A. By appropriate choice of a PMOS PUN (pull-up network) and a complementary NMOS PDN (pulldown network), we can find a CMOS circuit for any logical function, provided that all variables in the expression are complemented.

Ex: (a) 
$$f = \overline{A} \overline{B} + \overline{A} \overline{C}$$
 (b)  $f = A \overline{B} + \overline{A} \overline{C}$ 

B. Other logic functions can be realized by placing CMOS inverters on the inputs and/or outputs as needed.


### OTHER LOGIC FUNCTIONS

- C. The PUN and PDN must be complementary.
  - If two PMOS FETs are connected in series in the PUN, then the corresponding NMOS FETs must be connected *in parallel* in the
  - If two PMOS FETs are connected in parallel in the PUN, then the corresponding NMOS FETs must be connected  $\underline{in\ series}$  in the PDN.



### OTHER LOGIC FUNCTIONS

- o Pull-up net (PUP) off when pull-down (PDN) on
- o PUP implemented as complement of PDN (Complementary MOS)
- o If two FETs in parallel in PDN, counterparts in series in PUP
- o Output (Y) connected to VDD or GND, never both




# DESIGN PROCEDURE


- 1) Manipulate *f* into proper form:
  - · All variables complemented
  - Appear as few times as possible Example:  $f = \overline{A} \overline{B} + \overline{A} \overline{C} = \overline{A} (\overline{B} + \overline{C})$
- 2) PUN: If two expressions are joined by OR, then their PMOS FETS should be connected in parallel.


 $AND \Rightarrow in series.$ 


3) PDN: Determine  $\overline{f}$  using DeMorgan's Theorem.  $OR \Rightarrow in parallel$ . AND  $\Rightarrow in series$ .


# **DESIGN PROCEDURE** 4) Example 1: $f = \overline{A} (\overline{B} + \overline{C})$ $\overline{f} = A + B C$

















## CONCLUSION

- ${\color{red} \circ}$  Understanding the operation scheme of MOSFET
- o Can build simple circuit using CMOS
- $\circ$  Assignment:
- ${\color{red} \circ} \;\; B.1,\, B.6 \;,\! B.8 \;,\, B.10,\, B.12 \quad \text{on Pages 814-818:}$

## XNOR GATE

- ${\color{blue} \circ}$  1. Design the simplest POS circuits.
- 2. Implement the XNOR function using only NOR gates.
- 3. Derive a CMOS complex gate for XNOR. Use as few transistors as possible.
- 4. Could you give a circuit that use less transistors than CMOS complex gate? If yes, please give us the circuit.

Write down answers on one single paper . Hand out it with your name and student number .

