

SOME CONCEPTS

o Combinational circuit

In a *combinational* circuit, the values of the outputs are determined solely by the present values of its inputs.

o Sequential circuit

In a *sequential* circuit, the values of the outputs depend on the past behavior of the circuit, as well as the present values of its inputs.

Sequential circuits are also called finite state machines (FSMs) or simply machine.

3


SEQUENTIAL CIRCUITS


- Sequential circuits can be:
- Synchronous where flip-flops are used to implement the states, and a clock signal is used to control the operation.
- · Asynchronous where no common clock is used.

SYNCHRONOUS SEQUENTIAL CIRCUITS

Synchronous sequential circuits are realized using combinational logic and one or more flip-flops.

4





6.1 BASIC DESIGN STEPS

- o Illustrated by a simple example
- An application: the regulated speed of an automaticallycontrolled vehicle.

The vehicle is designed to run at some predetermined speed. However, due to some operational conditions the speed may exceed the desirable limit, in which case the vehicle has to be slowed down.

BASIC DESIGN STEPS

- o Design a circuit that meets the following specification:
- The circuit has one input, w, and one output, z.
- All changes in the circuit occur on the positive edge of the clock signal.
- 3. The output z is equal to 1 if during two immediately preceding clock cycles the input w was equal to 1. Otherwise, the value of z is equal to 0.



Figure 6.2. Sequences of input and output signals.

BASIC DESIGN STEPS

o The design steps:

(1) State Diagram:

 The first step is to determine how many states are needed and which transitions are possible from one state to another.




Figure 6.2. Sequences of input and output signals.

BASIC DESIGN STEPS (1) State Diagram: A pictorial representation: which is a graph that depicts states of the circuit as nodes (circles) and transitions between states as directed Reset w = 0 w = 1 w = 0 w = 0 w = 0

arcs.

Figure 6.3. State diagram of a simple sequential circuit.

BASIC DESIGN STEPS


(2) State Table:


• Truth table showing, for each combination of state and input values, what the next state will be.


Present	Next state		Output
state	w = 0	w = 1	z
A	A	В	0
В	A	C	0
С	Δ	С	1


Figure 6.4. State table for the sequential circuit in Figure 6.3


BASIC DESIGN STEPS (3) State Assignment: • The state table defines the three states in terms of letters A, B, and C. So, it is sufficient to use two state variables to realize three states. Y₁, Y₂ y₁, y₂ Inputs State Logic D,T, Memory NS Output Logic Outputs Logic














BASIC DESIGN STEPS

o Summary of Design Steps

- 1. Obtain the specification of the desired circuit.
- 2. Derive a state diagram.
- 3. Derive the corresponding state table.
- 4. Reduce the number of states if possible.
- 5. Decide on the number of state variables.
- 6. Choose the type of flip-flops to be used.
- 7. Derive the logic expressions needed to implement the circuit.

6.2 STATE-ASSIGNMENT PROBLEM

 But can the FSM of Figure 6.4 be implemented with an even simpler circuit by using a different state assignment?

	Present	Next state		
	state	w = 0	w = 1	Output
	<i>y</i> ₂ <i>y</i> ₁	$Y_{2}Y_{1}$	$Y_{2}Y_{1}$	Z
Α	00	00	01	0
В	01	00	10	0
C	10	00	10	1
	11	dd	dd	d

	Present	Next state		
	state	w = 0	w = 1	Output
	y2y1	Y_2Y_1	Y_2Y_1	z
Α	00	00	01	0
В	01	00	11	0
C	11	00	11	1
	10	dd	dd	d

Figure 6.16. Improved state assignment for the sequential circuit in Figure 6.

STATE-ASSIGNMENT PROBLEM

	Present	Next state		
	state	w = 0	w = 1	Output
	y2y1	Y_2Y_1	Y_2Y_1	z
Α	00	00	01	0
В	01	00	11	0
C	11	00	11	1
	10	dd	dd	d

$$Y_1 = D_1 = w$$
$$Y_2 = D_2 = wy_1$$

$$z = y_2$$

$$Y_1 = w\bar{y}_1\bar{y}_2$$

 $Y_2 = wy_1 + wy_2$
 $= w(y_1 + y_2)$
 $z = y_2$

STATE-ASSIGNMENT PROBLEM




Figure 6.17. Final circuit for the improved state assignment in Figure 6.16.

ONE-HOT ENCODING

- Use as many state variables as there are states.
- In this method, for each state all but one of the state variables are equal to 0.
- The approach is known as the one-hot encoding method.

	Present	Nextstate		
	state	w = 0	w = 1	Output
	$y_3y_2y_1$	$Y_3 Y_2 Y_1$	$Y_3 Y_2 Y_1$	Z
Α	001	001	010	0
В	010	001	100	0
C	100	001	100	1

$$Y_1 = \overline{w}$$

$$Y_2 = wy_1$$

$$Y_3 = w\overline{y}_1$$


 $z = y_3$


Figure 6.20. One-hot state assignment for the sequential circuit in Figure 6.4.


6.3 MEALY STATE MODEL


Finite State Machine


- A sequential logic circuit defined by progression through a <u>finite</u> number of states, depending on the sequence of input values.
- Moore machine: outputs depend only on present state (not inputs).
- Mealy machine: outputs depend on both the present state and inputs.

















6.4 DESIGN OF FINITE STATE MACHINES USING CAD TOOLS

A rudimentary way of using CAD tools for FSM design could be as follows:

- The designer employs the manual techniques described previously to derive a circuit that contains flip-flops and logic gates from a state diagram.
- This circuit is entered into the CAD system by drawing a schematic diagram or by writing structural hardware description language (HDL) code.
- The designer then uses the CAD system to simulate the behavior of the circuit and uses the CAD tools to automatically implement the circuit in a chip, such as a PLD.


32


6.4 DESIGN OF FINITE STATE MACHINES USING CAD TOOLS


- It is tedious to manually synthesize a circuit from a state diagram. A better approach is to directly enter the state diagram into the CAD system and perform the entire synthesis process automatically.
- CAD tools automatically support the entire synthesis process in two main ways:
- (1) One method is to allow the designer to draw the state diagram using a graphical tool similar to the schematic capture tool


The designer draws circles to represent states and arcs to represent state transitions and indicates the outputs that the machine should generate.


(2) Another and more popular approach is to write HDL code that represents the state diagram, as described below.














SUMMARY OF DESIGN STEPS WHEN USING CAD TOOLS

CAD tools can automatically perform much of the work, however, they have not replaced all manual steps.

- The machine specification and a state diagram still have to be done manually.
- Given the state diagram information as input, the CAD tools then automatically perform the tasks needed to generate a circuit with logic gates and flipflops.
- The testing and simulation stage can not be ignored.

SPECIFYING THE STATE ASSIGNMENT IN
VERILOG CODE

• An obvious objective of the state-assignment process is to minimize the cost of implementation.

• A particular state assignment can be specified in Verilog code by means of a parameter statement as done in Figures 6.29 through 6.34.

• The user can either allow the compiler to use its FSM-handling capability, or surpress it in which case the compiler simply deals with the Verilog statements in the usual way.

