

DIGITAL LOGIC

Chapter 3: Number Representation and Arithmetic Circuits

Ru Han

1

OUTLINE

Chapter 3:

- Representation of numbers in computers
- Circuits used to perform arithmetic operations
- Performance issues in large circuits
- Use of Verilog to specify arithmetic circuits

2

3.1 POSITIONAL NUMBER REPRESENTATION

Unsigned Integers

Numbers that are positive only are called *unsigned*, and numbers that can also be negative are called *signed*.

An n -bit unsigned number: $B = b_{n-1}b_{n-2}\dots b_1b_0$

$$V(B) = b_{n-1} \times 2^{n-1} + b_{n-2} \times 2^{n-2} + \dots + b_1 \times 2^1 + b_0 \times 2^0$$

$$= \sum_{i=0}^{n-1} b_i \times 2^i$$

3

3.1 POSITIONAL NUMBER REPRESENTATION

Octal and Hexadecimal Representations

$$K = k_{n-1}k_{n-2}\dots k_1k_0$$

$$V(k) = \sum_{i=0}^{n-1} k_i \times r^i$$

Decimal	Binary	Octal	Hexadecimal
0	0000	0	0
1	0001	1	1
2	0010	2	2
3	0011	3	3
4	0100	4	4
5	0101	5	5
6	0110	6	6
7	0111	7	7
8	1000	10	8
9	1001	11	9
10	1010	12	A
11	1011	13	B
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F
16	10000	20	
17	10001	21	
18	10010	22	

4

3.2 ADDITION OF UNSIGNED NUMBERS

1-Bit Addition

- Two 1-bit addends: $x, y \in \{0, 1\}$
- $\Rightarrow \text{sum} \in \{0, 1, 2\}$

x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Carry \uparrow Sum \uparrow

(a) The four possible cases

5

1-BIT ADDITION

- Truth Table

x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

- SOP Realization

$s = \bar{x} \cdot y + x \cdot \bar{y}$

$c = x \cdot y$



6

1-BIT ADDITION

$$s = \bar{x} \cdot y + x \cdot \bar{y} \quad c = x \cdot y$$

Note that this is just an exclusive-or operation

$$\Rightarrow s = x \oplus y$$



(d) Graphical symbol

HALF-ADDER:

- Uses only 2 gates
- Does not require inverted inputs

7

MULTI-BIT ADDITION

- To extend our results to larger inputs & outputs, consider using a half-adder to add each pair of bits.

• Ex:

$$\begin{array}{r} 1 1 \\ 1 0 1 \\ + 0 1 0 \\ \hline 1 0 0 \end{array}$$

• Problem:

If a carry is generated at one stage, it must be added to the next stage. *No input available for this on half adder.*

8

FULL ADDER

- 2 1-bit addends: $a, b \in \{0, 1\}$
- 1 1-bit carry-in: $c_{in} \in \{0, 1\}$

still only need 2-bit output

low bit: s (sum)

high bit: c_{out} (carry-out)

$$\Rightarrow \text{sum} \in \{0, 1, 2, 3\}$$

9

FULL ADDER

• Truth Table

a	b	c_{in}	s	c_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

- $s = 1$ if 1 or 3 inputs = 1
- $c_{out} = 1$ if 2 or 3 inputs = 1

10

FULL ADDER

• SOP Realization

s	$b c_{in}$	00	01	11	10
a	0		1		1
	1	1		1	

$$s = \bar{a}\bar{b}c_{in} + \bar{a}b\bar{c}_{in} + a\bar{b}\bar{c}_{in} + abc_{in}$$

$$\text{Cost} = 5 + 16 = 21$$

c_{out}	$b c_{in}$	00	01	11	10
a	0			1	
	1		1	1	1

$$c_{out} = ab + ac_{in} + bc_{in}$$

$$\text{Cost} = 4 + 9 = 13$$


$$\text{Total cost} = 34$$

11

FULL ADDER

• Use of XOR

$$s = a \oplus b \oplus c_{in} \quad c_{out} = ab + ac_{in} + bc_{in}$$



$$\text{Total cost} = 5 + 12 = 17$$

12

7

8

9

10

11

12

XOR GATES

- XOR operations are sometimes very useful in optimizing logic circuits because **they cover non-adjacent squares** in a K-map.

2-input XOR

$$\begin{aligned} f &= a \oplus b \\ &= \bar{a}b + a\bar{b} \\ &= b \oplus a \end{aligned}$$

	b	0	1
a	0	0	1
1	1	1	0

13

XOR GATES

- XOR operations are sometimes very useful in optimizing logic circuits because **they cover non-adjacent squares** in a K-map.

2-input XOR

$$\begin{aligned} f &= a \oplus b \\ &= \bar{a}b + a\bar{b} \\ &= b \oplus a \end{aligned}$$

	b	0	1
a	0	0	1
1	1	1	0

For the Two-input XOR, one input can be thought as the control signal to determine whether the true or complemented of the other input.

14

XOR GATES – 3 INPUT XOR

$$f = a \oplus b \oplus c = (a \oplus b) \oplus c = a \oplus (b \oplus c)$$

- $f = 1$ if an odd number of inputs = 1
- $f = 0$ if an even number of inputs = 1

	bc	00	01	11	10
a	0	0	1	0	1
1	1	0	1	1	0

SOP: 5 gates
XOR: 1 gate

	bc	$b \oplus c$	00	01	11	10
a	0	0	0	1	0	1
1	0	0	0	1	1	0

SOP: 3 gates; XOR: 1 gate

15

XOR GATES – 4 INPUT XOR

$$f = a \oplus b \oplus c \oplus d$$

- $f = 1$ if + only if an odd number of inputs = 1

	cd	00	01	11	10
ab	00	0	1	0	1
	01	1	0	1	0
	11	0	1	0	1
	10	1	0	1	0

SOP: 9 gates
XOR: 1 gate

XOR is also referred to as the odd function.


		cd		$a \oplus b \oplus d$			
		00	01	11	10		
ab	00	0	1	1	0		
	01	1	0	0	1		
	11	0	1	1	0		
	10	1	0	0	1		

		cd		$b \oplus c$			
		00	01	11	10		
ab	00	0	0	1	1		
	01	1	1	0	0		
	11	1	1	0	0		
	10	0	0	1	1		

16

XOR GATES – FEATURES OF XOR

- XOR is also referred to as the odd function.
- For the Two-input XOR, one input can be thought as the control signal to determine whether the true or complemented of the other input.
- XNOR, which is the complement of XOR, is also referred to as the coincidence operation.
- The symbol of the XNOR.



17

3.2.1 DECOMPOSED FULL ADDER

- Can we make a full adder using two half adders?

- Use HA_1 to add a, b

$$\begin{aligned} a & \text{---} HA_1 \text{---} s_1 \\ b & \text{---} HA_1 \text{---} c_1 \end{aligned} \quad \begin{aligned} s_1 &= a \oplus b \\ c_1 &= ab = abc_{in} + abc_{in} \end{aligned}$$

- Use HA_2 to add s_1, c_{in}

$$\begin{aligned} s_1 & \text{---} HA_2 \text{---} s_2 \\ c_{in} & \text{---} HA_2 \text{---} c_2 \end{aligned} \quad \begin{aligned} s_2 &= s_1 \oplus c_{in} = (a \oplus b) \oplus c_{in} \\ c_2 &= s_1 \cdot c_{in} = (a \oplus b) \cdot c_{in} = \bar{a}bc_{in} + a\bar{b}c_{in} \end{aligned}$$

$$\text{Let } c_{out} = c_1 + c_2 = \bar{a}bc_{in} + a\bar{b}c_{in} + ab\bar{c}_{in} + abc_{in}$$

18

MULTI-BIT ADDITION

$s_1 = a \oplus b$
 $c_1 = ab$
 $s_2 = s_1 \oplus c_{in} = (a \oplus b) \oplus c_{in}$
 $c_2 = s_1 \cdot c_{in}$
 $s = s_2$
 $c_{out} = c_1 + c_2$

○ Circuit

Total cost = 5 + 10 = 15

19

3.3.2 RIPPLE-CARRY ADDER

○ We can make an n -bit adder by using n full adders

$$\begin{array}{r} 1\ 0\ 1\ 1 \\ +\ 0\ 1\ 1\ 0 \\ \hline \end{array}$$

Figure 3.5. An n -bit ripple-carry adder.

20

RIPPLE-CARRY ADDER

○ We can make an n -bit adder by using n full adders

○ Ex: $n = 4$

$$\begin{array}{r} 1\ 0\ 1\ 1 \\ +\ 0\ 1\ 1\ 0 \\ \hline \end{array}$$

21

4-Bit Ripple-Carry Adder

○ The delay increases as more bits are added.

○ Ex: 4-bit ripple-carry adder:
 Max delay from inputs to $c_1 = 3$ gates
 Max delay from inputs to $c_2 = 5$ gates
 Max delay from inputs to $c_3 = 7$ gates
 Max delay from inputs to $c_{out} = 9$ gates
 Critical path delay

○ Note that delays to s_1, s_2, s_3 are each one gate more than delays to c_1, c_2, c_3 .
 \Rightarrow If we can reduce delays to carry bits, delay to sum bits will also be reduced.

22

ANALYSIS OF THE RIPPLE-CARRY ADDER

○ For ripple-carry adder, the total delay depends on the size of the number.

○ When 32 or 64 bit number, the delay is unacceptable.

○ As a result, we need to design a new architecture in the following chapter.


○ Until now, we talk about the unsigned adder.

23


3.2.3 DESIGN EXAMPLE

○ Suppose that we need a circuit that multiplies an eight-bit unsigned number by 3. Let $A = a_7a_6 \dots a_1a_0$ denote the number and $P = p_7p_6 \dots p_1p_0$ denote the product $P = 3A$.

24



25



26

3.3.1 NEGATIVE NUMBERS

- Negative numbers can be represented in three different ways:
 - sign-and-magnitude,
 - 1's complement,
 - 2's complement.

27

NEGATIVE NUMBERS

- Negative numbers can be represented in three different ways:
 - sign-and-magnitude
The sign symbol distinguishes a number as being positive or negative.
 - 1's complement
In the *1's complement* scheme, an n -bit negative number, K , is obtained by subtracting its equivalent positive number, P , from $2^n - 1$; that is, $K = (2^n - 1) - P$.
 - 2's complement
In the *2's complement* scheme, a negative number, K , is obtained by subtracting its equivalent positive number, P , from 2^n ; namely, $K = 2^n - P$.

28

NEGATIVE NUMBERS

- Rule for Finding 1's and 2's Complements**

Given a number $B = b_{n-1}b_{n-2} \cdots b_1b_0$,

- 1's Complements**
1's complement can be obtained simply by complementing each bit of the number, including the sign bit.
- 2's Complements**
 - a simpler way of finding a 2's complement of a number is to add 1 to its 1's complement
 - Its 2's complement, $K = k_{n-1}k_{n-2} \cdots k_1k_0$, can be found by examining the bits of B from right to left and taking the following action:
 - copy all bits of B that are 0 and the first bit that is 1;
 - then simply complement the rest of the bits.

29

NEGATIVE NUMBERS

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

Table 3.2. Interpretation of four-bit signed integers.

30

- Assignment: Page 184: 3.1, 3.2, 3.4

31

3.3.2 ADDITION AND SUBTRACTION

- 1's Complement Addition

$$\begin{array}{r} (+5) \quad 0101 \\ + (-2) \quad +0010 \\ \hline (+7) \quad 0111 \end{array} \quad \begin{array}{r} (-5) \quad 1010 \\ + (+2) \quad +0010 \\ \hline (-3) \quad 1100 \end{array}$$

$$\begin{array}{r} (+5) \quad 0101 \\ + (-2) \quad +1101 \\ \hline (+3) \quad 10010 \end{array} \quad \begin{array}{r} (-5) \quad 1010 \\ + (-2) \quad +1101 \\ \hline (-7) \quad 10111 \end{array}$$

(Carry 1 is added to the next column)

Figure 3.8. Examples of 1's complement addition.

32

ADDITION AND SUBTRACTION

- 2's Complement Addition

$$\begin{array}{r} (+5) \quad 0101 \\ + (+2) \quad +0010 \\ \hline (+7) \quad 0111 \end{array} \quad \begin{array}{r} (-5) \quad 1011 \\ + (+2) \quad +0010 \\ \hline (-3) \quad 1101 \end{array}$$

$$\begin{array}{r} (+5) \quad 0101 \\ + (-2) \quad +1110 \\ \hline (+3) \quad 10011 \end{array} \quad \begin{array}{r} (-5) \quad 1011 \\ + (-2) \quad +1110 \\ \hline (-7) \quad 11001 \end{array}$$

(Carry 1 is added to the next column)

Figure 3.9. Examples of 2's complement addition.

33

ADDITION AND SUBTRACTION

- 2's Complement Subtraction

The easiest way of performing subtraction is to negate the subtrahend and add it to the minuend.

$$\begin{array}{r} (+5) \quad 0101 \\ - (+2) \quad -0010 \\ \hline (+3) \quad 0101 \end{array} \Rightarrow \begin{array}{r} 0101 \\ + 1110 \\ \hline 10011 \end{array}$$

(Carry 1 is added to the next column)

$$\begin{array}{r} (-5) \quad 1011 \\ - (-2) \quad -0010 \\ \hline (-7) \quad 1011 \end{array} \Rightarrow \begin{array}{r} 1011 \\ + 1110 \\ \hline 11001 \end{array}$$

(Carry 1 is added to the next column)

$$\begin{array}{r} (+5) \quad 0101 \\ - (-2) \quad -1110 \\ \hline (+7) \quad 0111 \end{array} \Rightarrow \begin{array}{r} 0101 \\ + 0010 \\ \hline 0111 \end{array}$$

(Carry 1 is added to the next column)

$$\begin{array}{r} (-5) \quad 1011 \\ - (-2) \quad -1110 \\ \hline (-3) \quad 1101 \end{array} \Rightarrow \begin{array}{r} 1011 \\ + 0010 \\ \hline 1101 \end{array}$$


(Carry 1 is added to the next column)

Figure 3.10. Examples of 2's complement subtraction.

34

ADDITION AND SUBTRACTION

- 2's Complement Subtraction



Graphical interpretation of four-bit 2's complement numbers

35

3.3.3 ADDER AND SUBTRACTION UNIT

- For $X - Y = X + (-Y)$, we need the 2's complement of Y , which can be obtained by adding 1 to the 1's complement of Y . In other words, **Subtraction** can be completed by the addition.
- So: We need to perform $X + Y$ and $X + \bar{Y} + 1$ in just one circuit.
- How can we build the unify circuit to perform addition and subtraction.
- Think about the feature of XOR.

36

3.3.3 ADDER AND SUBTRACTOR UNIT




Figure 3.12. Adder/subtractor unit.

HINTS:

- When design the digital circuit:
 - As flexible as possible
 - As many tasks as possible
- To minimize the area and reduce the wiring complexity

3.3.5 ARITHMETIC OVERFLOW

- What is overflow?
 - The result beyonds the range of the 2's complement of n-bit signed number.
- So: The occurrence of overflow should be detected and reported the system.
- Investigate some example in the textbook.

ARITHMETIC OVERFLOW

- The four cases where 2's-complement numbers with magnitudes of 7 and 2 are added.

(+7)	0 1 1 1	(-7)	1 0 0 1
+ (+2)	+ 0 0 1 0	+ (+2)	+ 0 0 1 0
(+9)	1 0 0 1	(-5)	1 0 1 1
	$c_4 = 0$		$c_4 = 0$
	$c_3 = 1$		$c_3 = 0$
(+7)	0 1 1 1	(-7)	1 0 0 1
+ (-2)	+ 1 1 1 0	+ (-2)	+ 1 1 1 0
(+5)	1 0 1 0 1	(-9)	1 0 1 1 1
	$c_4 = 1$		$c_4 = 1$
	$c_3 = 1$		$c_3 = 0$

Figure 3.13. Examples of determination of overflow.

For n-bit numbers we have


$$\text{Overflow} = c_{n-1} \oplus c_n \\ = x_3 y_3 s_3 + \bar{x}_3 \bar{y}_3 s_3$$

HOW TO DETECT THE OVERFLOW?

- Analysis Figure 3.9 and Figure 3.13
 - We can draw the conclusion:
 - for the n-bit numbers, we have
- Overflow = $c_{n-1} \oplus c_n$
 Note: c_{n-1} is the carry out from the MSB position
 C_n is the carry out from the Sign position
- Another way to detect the overflow is to compare the sign bit of sum with the sign of summands.
 - So: ??
 - Understand the difference of carry out and the overflow


3.3.6 PERFORMANCE ISSUES

- A commonly used indicator of the value of a system is its price/performance ratio.



- Circuit delay: $(2n)\Delta t$

PERFORMANCE ISSUES



- Circuit delay: $(2n+1)\Delta t$
- The longest delay is often referred to as the critical-path delay.
- The path that causes this delay is called the critical path.

43

3.4 FAST ADDER

- We can reduce the delays to the carry bits by calculating them directly from the inputs, not from the outputs from the previous stage.
- The trade-off is an increase in complexity for a decrease in delay.
- There are two ways to produce a carry output from each stage.
 - Carry Generation
 - Carry Propagate

44

FAST ADDER

- Carry Generation: in a given stage, a carry is generated if both a and b are 1.

$$\Rightarrow c_{n+1} = 1 \text{ if } a_n = b_n = 1$$

$$\begin{array}{r} 1 \quad 1 \\ 1 \quad 0 \quad 1 \quad 1 \\ + 0 \quad 1 \quad 1 \quad 0 \\ \hline 1 \quad 0 \quad 0 \quad 0 \quad 1 \end{array}$$

No carry at stage 0
 Carry generated at stage 1

$$\Rightarrow g_n = a_n b_n$$

45

FAST ADDER

- Carry Propagate: if a carry comes in to a given stage, we will propagate that carry to the next stage if either a or b is 1.

$$\Rightarrow c_{n+1} = 1 \text{ if } c_n = 1 \text{ and } (a_n = 1 \text{ or } b_n = 1)$$

$$\begin{array}{r} 1 \quad 1 \\ 1 \quad 0 \quad 1 \quad 1 \\ + 0 \quad 1 \quad 1 \quad 0 \\ \hline 1 \quad 0 \quad 0 \quad 0 \quad 1 \end{array}$$

No carry
 Generate
 Propagate

$$\Rightarrow p_n = a_n \oplus b_n$$

Note: if $a_n = b_n = c_n = 1$, it is customary to count this as a generate, but not a propagate. (Book is different.)

46

FAST ADDER

- Truth Table of full adder

a	b	c _{in}	s	c _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$p_n = a_n \oplus b_n$
 $g_n = a_n b_n$

- Note: g_n and p_n are already produced by the full adder circuit!!!

- Adder outputs

$$s_n = a_n \oplus b_n \oplus c_n = p_n \oplus c_n$$

$$c_{n+1} = a_n b_n + (a_n \oplus b_n) c_n = g_n + p_n c_n$$

47


CARRY-LOOKAHEAD ADDER

- To reduce delays to carry outputs, rewrite c_{n+1} in terms of c_0 , g , and p signals


- Bit 0: $c_1 = g_0 + p_0 c_0$
- Bit 1: $c_2 = g_1 + p_1 c_1$
 $= g_1 + p_1 g_0 + p_1 p_0 c_0$
- Bit 2: $c_3 = g_2 + p_2 c_2$
 $= g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$
- Bit 3: $c_4 = g_3 + p_3 c_3$
 $= g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0$

- Result: Carry-lookahead adder


48




49




50




51



52




53



54

CARRY-LOOKAHEAD ADDER




55

3.5 DESIGN OF ARITHMETIC CIRCUITS USING CAD TOOLS

How to write the hierarchical code for a ripple-carry adder?

```
module fulladd (Cin, x, y, s, Cout);
    input Cin, x, y;
    output s, Cout;

    xor (s, x, y, Cin);
    and (z1, x, y);
    and (z2, x, Cin);
    and (z3, y, Cin);
    or (Cout, z1, z2, z3);
endmodule
```



```
module fulladd (Cin, x, y, s, Cout);
    input Cin, x, y;
    output s, Cout;

    xor (s, x, y, Cin);
    and (z1, x, y);
    and (z2, x, Cin);
    and (z3, y, Cin);
    or (Cout, z1, z2, z3);
endmodule
```

Not Suggested!!

Figure 3.18. Verilog code for the full-adder using gate level primitives.

Figure 3.19. Another version of Verilog code from Figure 3.18.

56

DESIGN OF ARITHMETIC CIRCUITS USING VERILOG

```
module fulladd (Cin, x, y, s, Cout);
    input Cin, x, y;
    output s, Cout;

    assign s = x ^ y ^ Cin;
    assign Cout = (x & y) | (x & Cin) | (y & Cin);
endmodule
```



Figure 3.20. Verilog code for the full-adder using continuous assignment.

```
module fulladd (Cin, x, y, s, Cout);
    input Cin, x, y;
    output s, Cout;

    assign s = x ^ y ^ Cin;
    Cout = (x & y) | (x & Cin) | (y & Cin);
endmodule
```

Not Suggested!!

Figure 3.21. Another version of Verilog code from Figure 3.20.

57

DESIGN OF ARITHMETIC CIRCUITS USING VERILOG

```
module adder4 (carryin, x3, x2, x1, x0, y3, y2, y1, y0, s3, s2, s1, s0, carryout);
    input carryin, x3, x2, x1, x0, y3, y2, y1, y0;
    output s3, s2, s1, s0, carryout;

    fulladd stage0 (carryin, x0, y0, s0, c1);
    fulladd stage1 (c1, x1, y1, s1, c2);
    fulladd stage2 (c2, x2, y2, s2, c3);
    fulladd stage3 (c3, x3, y3, s3, carryout);
endmodule
```

Maintain the sequence




Figure 3.22. Verilog code for a four-bit adder.

58

USING VECTORED SIGNALS

Multibit signals can be represented in Verilog code as a **multibit vector**. An example of an input vector is

```
input [3:0] X;      wire [3:1] C;

module adder4 (carryin, X, Y, S, carryout);
    input carryin;
    input [3:0] X, Y;
    output [3:0] S;
    output carryout;
    wire [3:1] C;

    fulladd stage0 (carryin, X[0], Y[0], S[0], C[1]);
    fulladd stage1 (C[1], X[1], Y[1], S[1], C[2]);
    fulladd stage2 (C[2], X[2], Y[2], S[2], C[3]);
    fulladd stage3 (C[3], X[3], Y[3], S[3], carryout);
endmodule
```

Support partial selection

Figure 3.23. A four-bit adder using vectors.

59

USING A GENERIC SPECIFICATION

How to define a module that could be used to implement an adder of any size?

Verilog allows the use of general parameters that can be given a specific value as desired.

For example:

$X[n-1:0]$.
parameter n = 4;
the bit range of X is [3:0]

Default Value, may be updated
When instantiation

60

USING A GENERIC SPECIFICATION

```

module addern (carryin, X, Y, S, carryout);
    parameter n=32;
    input carryin;
    input [n-1:0] X, Y;
    output reg [n-1:0] S;
    output reg carryout;
    reg [n:0] C;
    integer k;

    always @(X, Y, carryin)
    begin
        C[0] = carryin;
        for (k = 0; k < n; k = k+1)
        begin
            S[k] = X[k] ^ Y[k] ^ C[k];
            C[k+1] = (X[k] & Y[k]) | (X[k] & C[k]) | (Y[k] & C[k]);
        end
        carryout = C[n];
    end
endmodule

```

'For' statement
Not Suggested!!

Figure 3.24. A generic specification of a ripple-carry adder.

61

61

USING THE GENERATE CAPABILITY

```

module addern (carryin, X, Y, S, carryout);
    parameter n=32;
    input carryin;
    input [n-1:0] X, Y;
    output [n-1:0] S;
    output carryout;
    wire [n:0] C;

    genvar i;
    assign C[0] = carryin;
    assign carryout = C[n];

    generate
        for (i = 0; i <= n - 1; i = i+1)
        begin:adddit
            fulladd stage (C[i], X[i], Y[i], S[i],
C[i+1]);
        end
    endgenerate
endmodule

```

```

module fulladd (Cin, x, y, s, Cout);
    input Cin, x, y;
    output s, Cout;

    assign s = x ^ y ^ Cin;
    assign Cout = (x & y) | (x & Cin) | (y
& Cin);
endmodule

```

Figure 3.25. A ripple-carry adder specified by using the generate statement.

62

62

NETS AND VARIABLES IN VERILOG

- **Nets:** Connections between logic elements are defined using *nets*.

- 1). A net represents a node in a circuit.
- 2). It can be a *scalar* that represents a single connection or a *vector* that represents multiple connections.

- **Variables:** Signals produced by procedural statements are referred to as *variables*.

- 1). A variable can be assigned a value in one Verilog statement, and it retains this value until it is overwritten by a subsequent assignment statement.
- 2). There are two types of variables: **reg** and **integer**.

63

63

ARITHMETIC ASSIGNMENT STATEMENTS

- Verilog implements such operations using arithmetic assignment statements and vectors.

For example: **input** [n-1:0] X, Y;
output [n-1:0] S;
S = X + Y;

```

module addern (carryin, X, Y, S);
    parameter n = 32;
    input carryin;
    input [n-1:0] X, Y;
    output reg [n-1:0] S;

    always @(X, Y, carryin)
        S = X + Y + carryin;
endmodule

```

EDA tool will
synthesize the "+"
into the connection
of basic logic gates

Figure 3.26. Specification of an n-bit adder using arithmetic assignment.

64

64

ARITHMETIC ASSIGNMENT STATEMENTS

```

module addern (carryin, X, Y, S, carryout, overflow);
    parameter n = 32;
    input carryin;
    input [n-1:0] X, Y;
    output reg [n-1:0] S;
    output reg carryout, overflow;

    always @(X, Y, carryin)
    begin
        S = X + Y + carryin;
        carryout = (X[n-1] & Y[n-1]) | (X[n-1] & ~S[n-1]) | (Y[n-1] & ~S[n-1]);
        overflow = (X[n-1] & Y[n-1] & ~S[n-1]) | (~X[n-1] & ~Y[n-1] & S[n-1]);
    end
endmodule

```

Figure 3.27. An n-bit adder with carry-out and overflow signals.

65

65

ARITHMETIC ASSIGNMENT STATEMENTS

```

module addern (carryin, X, Y, S, carryout, overflow);
    parameter n = 32;
    input carryin;
    input [n-1:0] X, Y;
    output reg [n-1:0] S;
    output reg carryout, overflow;
    reg [n:0] Sum;

    always @(X, Y, carryin)
    begin
        Sum = {1'b0, X} + {1'b0, Y} + carryin;
        S = Sum[n-1:0];
        carryout = Sum[n];
        overflow = (X[n-1] & Y[n-1] & ~S[n-1]) | (~X[n-1] & ~Y[n-1] & S[n-1]);
    end
endmodule

```

Figure 3.28. An alternative specification of an n-bit adder with carry-out and overflow signals.

66

66

ARITHMETIC ASSIGNMENT STATEMENTS

```
module addern (carryin, X, Y, S, carryout, overflow);
    parameter n = 32;
    input carryin;
    input [n-1:0] X, Y;
    output reg [n-1:0] S;
    output reg carryout, overflow;

    always @(X, Y, carryin)
    begin
        {carryout, S} = X + Y + carryin;
        overflow = (X[n-1] & Y[n-1] & ~S[n-1]) | (~X[n-1] & ~Y[n-1] & S[n-1]);
    end
endmodule
```

Figure 3.29. Simplified complete specification of an n -bit adder.

67

ARITHMETIC ASSIGNMENT STATEMENTS

```
module fulladd (Cin, x, y, s, Cout);
    input Cin, x, y;
    output reg s, Cout;

    always @(x, y, Cin)
        {Cout, s} = x + y + Cin;
endmodule
```

Figure 3.30. Behavioral specification of a full-adder.

68

MODULE HIERARCHY IN VERILOG CODE

```
module adder_hier (A, B, C, D, S, T, overflow);
    input [15:0] A, B;
    input [7:0] C, D;
    output [16:0] S;
    output [8:0] T;
    output overflow;

    wire o1, o2; // used for the overflow signals

    addern U1 (1'b0, A, B, S[15:0], S[16], o1);
    defparam U1.n = 16;
    addern U2 (1'b0, C, D, T[7:0], T[8], o2);
    defparam U2.n = 8;

    assign overflow = o1 | o2;
endmodule
```

Figure 3.31. An example of setting parameter values in Verilog code.

69

MODULE HIERARCHY IN VERILOG CODE

```
module adder_hier (A, B, C, D, S, T, overflow);
    input [15:0] A, B;
    input [7:0] C, D;
    output [16:0] S;
    output [8:0] T;
    output overflow;

    wire o1, o2; // used for the overflow signals

    addern #(16) U1 (1'b0, A, B, S[15:0], S[16], o1);
    addern #(8) U2 (1'b0, C, D, T[7:0], T[8], o2);

    assign overflow = o1 | o2;
endmodule
```

Figure 3.32. Using the Verilog # operator to set the values of parameters.

70

REPRESENTATION OF NUMBERS IN VERILOG CODE

- Numbers can be given as constants in Verilog code.
- They can be given as **binary (b)**, **octal (o)**, **hexadecimal (h)**, or **decimal (d)** numbers.

12'b100010101001	'b100010110
12'o4251	'o426
12'h8A9	'h116
12'd2217	278

71

REPRESENTATION OF NUMBERS IN VERILOG CODE

- The value of a positive number does not change if 0s are appended as the most-significant bits;
- The value of a negative number does not change if 1s are appended as the most-significant bits.
- Such replication of the sign bit is called *sign extension*.

Suppose that A is an eight-bit vector and B is a four-bit vector.

$$S = A + B;$$

$$S = A + \{4\{B[3]\}, B\};$$

72

3.6 MULTIPLICATION OF UNSIGNED NUMBERS

Multiplication by hand

Multiplicand M (14) 1 1 1 0
Multiplier Q (11) 1 0 1 1

 1 1 1 0
 1 1 1 0
 0 0 0 0
 1 1 1 0

Product P (154) 1 0 0 1 1 0 1 0

Implementation in hardware

Multiplicand M (14) 1 1 1 0
Multiplier Q (11) 1 0 1 1

 1 1 1 0
Partial product 0

 1 1 1 0
Partial product 1

 1 0 1 0 1
+ 0 0 0 0

 0 1 0 1 0
Partial product 2


 + 1 1 1 0

Product P (154) 1 0 0 1 1 0 1 0

73

73

ARRAY MULTIPLIER FOR UNSIGNED NUMBERS



74

74

ARRAY MULTIPLIER FOR UNSIGNED NUMBERS




Figure 3.35. A 4x4 multiplier circuit.

75

75

MULTIPLICATION OF SIGNED NUMBERS

Multiplicand M (+14) 0 1 1 1 0
Multiplier Q (+11) 1 0 1 1 1

 0 0 0 1 1 1 0
Partial product 0

 + 0 0 1 1 1 0
Partial product 1

 0 0 1 0 1 0 1
+ 0 0 0 0 0 0

 0 0 0 1 0 1 0
+ 0 0 1 1 1 0

 0 0 1 0 0 1 1
+ 0 0 0 0 0 0

Product P (+154) 0 0 1 0 0 1 1 0 1 0

Multiplicand M (-14) 1 0 0 1 0
Multiplier Q (+11) 1 0 1 1 1

 1 1 1 0 0 1 0
Partial product 0

 + 1 1 0 0 1 0
Partial product 1

 1 1 0 1 0 1 1
+ 0 0 0 0 0 0

 1 1 1 0 1 0 1
+ 1 1 0 0 1 0

 1 1 0 1 1 0 0
+ 0 0 0 0 0 0

Product P (-154) 1 1 0 1 1 0 0 1 1 0

(b) Negative multiplicand

Figure 3.36. Multiplication of signed numbers.

76

76

3.7 OTHER NUMBER REPRESENTATIONS

Fixed-Point Numbers skip

77

77

BINARY-CODED-DECIMAL REPRESENTATION

- BCD: In digital systems it is possible to represent decimal numbers simply by encoding each digit in binary form.

Decimal digit	BCD code
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Table 3.3. Binary-coded decimal digits.

78

78

BCD ADDITION

- If $X + Y \leq 9$, then the addition is the same as the addition of 2 four-bit unsigned binary numbers.
- if $X + Y > 9$, then the result requires two BCD digits.
- Two cases where some correction has to be made:
 $Z = X + Y$
 If $Z \leq 9$, then $S = Z$ and $\text{carry-out} = 0$
 If $Z > 9$, then $S = Z + 6$ and $\text{carry-out} = 1$

$$\begin{array}{r} X \quad 0111 \quad 7 \\ + Y \quad 0101 \quad 5 \\ \hline Z \quad 1100 \quad 12 \\ \quad + 0110 \\ \hline \text{carry} \rightarrow 10010 \\ \quad \quad \quad S = 2 \end{array}$$

$$\begin{array}{r} X \quad 1000 \quad 8 \\ + Y \quad 1001 \quad 9 \\ \hline Z \quad 10001 \quad 17 \\ \quad + 0110 \\ \hline \text{carry} \rightarrow 10111 \\ \quad \quad \quad S = 7 \end{array}$$

Figure 3.38. Addition of BCD digits.

79

BCD ADDITION--- ONE-DIGIT BCD ADDER




Figure 3.39. Block diagram for a one-digit BCD adder.

80

BCD ADDITION---CIRCUIT




Figure 3.41. Circuit for a one-digit BCD adder.

81

BCD ADDITION--- VERILOG CODE

```

module bcdadd(Cin, X, Y, S, Cout);
    input Cin;
    input [3:0] X, Y;
    output reg [3:0] S;
    output reg Cout;
    reg [4:0] Z;

    always@ (X, Y, Cin)
    begin
        Z = X + Y + Cin;
        if (Z < 10)
            {Cout, S} = Z;
        else
            {Cout, S} = Z + 6;
        end
    end
endmodule

```

Figure 3.40. Verilog code for a one-digit BCD adder.

82

3.8 EXAMPLES OF SOLVED PROBLEMS

83

CONCLUSION

- Understanding the ADDER and fast ADDER
- XOR Gate
- Difference of the ripple-carry and look-ahead carry adder
- Some concept like delay, critical path, fan-in, fan-out ..
- Advanced Verilog

- Assignment: 3.5, 3.7(show->prove), 3.14
- 3.21, 3.22

84