



COMPUTER ENGINEERING



UIT
TRƯỜNG ĐẠI HỌC
CÔNG NGHỆ THÔNG TIN

#EAD 2022 Training: RISC-V RV32I

Le Nguyen Hoang Thien
August 16, 2022



Targets

1. Understanding about RISC-V ISA, especially RV32I.
2. Understanding about a simple RISC-V datapath and controller.



Agenda

1. RISC-V ISA: RV32I.

- Introduction.
- RV32I instructions.
 - Integer Computational Instruction.
 - Control Transfer Instruction: Unconditional Jumps and Conditional Branches.
 - Load and Store Instruction.

2. A simple RISC-V datapath and controller.

- About Datapath.
- About Controller.

3. Exercise and Project.



RISC-V ISA: RV32I



RISC-V ISA: RV32I - Introduction

- RV32I is the base **32-bit integer** ISA.
- It is a simple instruction set, comprising just 47 instructions.
- For RV32I, the **32 x registers** are each **32 bits** wide, i.e., $XLEN=32$.




Figure 2.1: RISC-V base unprivileged integer register state.



- | RISC-V | | | Reference Data | ARITHMETIC CORE INSTRUCTION SET | | |
|--|-----|------------------------------|---|---------------------------------|--|---|
| RV64I BASE INSTRUCTIONS, in alphabetical order | | | | RV64M Multiply Extension | | |
| MNEMONIC | IMT | NAME | DESCRIPTION (in Verilog) | NOTE | MNEMONIC | FMT NAME DESCRIPTION (in Verilog) NOTE |
| addi, addw | R | ADD (Word) | $R[d] \leftarrow R[s1] + R[s2]$ | 1) | mul, mulw | R MULop (Word) $R[d] \leftarrow R[s1] * R[s2] \{63:0\}$ 1) |
| addi, addw | I | ADD Immediate (Word) | $R[d] \leftarrow R[s1] + imm$ | 1) | mulh | R MULop High $R[d] \leftarrow (R[s1] * R[s2]) \{127:64\}$ 1) |
| andi | R | AND | $R[d] \leftarrow R[s1] \& R[s2]$ | | mulhu | R MULop High Unsigned $R[d] \leftarrow (R[s1] * R[s2]) \{127:64\}$ 6) |
| auipc | U | Add Upper Immediate to PC | $R[d] \leftarrow PC + imm, \{120:0\}$ | | mulhsu | R MULop upper Half-Sign-U $R[d] \leftarrow (R[s1] * R[s2]) \{127:64\}$ 6) |
| beq | SB | Branch EQual | $R[d] \leftarrow R[s1] - R[s2]$
PC-PC+ (imm, 1b0) | | div, divw | R DDiv (Word) $R[d] \leftarrow R[s1] / R[s2]$ 1) |
| bge | SB | Branch Greater than or Equal | $R[d] \leftarrow R[s1] - R[s2]$
PC-PC+ (imm, 1b0) | | divu | R DDiv Unsigned $R[d] \leftarrow R[s1] / R[s2]$ 2) |
| bgeu | SB | Branch \geq Unsigned | $R[d] \leftarrow R[s1] - R[s2]$
PC-PC+ (imm, 1b0) | 2) | rem, remw | R RDMander (Word) $R[d] \leftarrow R[s1] \% R[s2]$ 1) |
| blt | SB | Branch Less Than | $R[d] \leftarrow R[s1] - R[s2]$
PC-PC+ (imm, 1b0) | | remu, remuw | R RDMander Unsigned (Word) $R[d] \leftarrow R[s1] \% R[s2]$ 1,2) |
| bltu | SB | Branch Less Than Unsigned | $R[d] \leftarrow R[s1] - R[s2]$
PC-PC+ (imm, 1b0) | 2) | RV64F and RV64D Floating-Point Extensions | |
| bne | SB | Branch Not EQual | $R[d] \leftarrow R[s1] - R[s2]$
PC-PC+ (imm, 1b0) | | fadd, faddw | F Add $F[d] \leftarrow M[R[s1]] + imm$ 1) |
| csrci | I | Cont./Stat.RegRead&Clear | $R[d] \leftarrow CSR.CSR \& \sim R[s1]$ | | fadd.s, fadd.d | R ADD $F[d] \leftarrow F[s1] + F[s2]$ 7) |
| csrcil | I | Cont./Stat.RegRead&Clear Imm | $R[d] \leftarrow CSR.CSR \& \sim imm$ | | fmul.s, fmul.d | R SUBtract $F[d] \leftarrow F[s1] - F[s2]$ 7) |
| csrcs | I | Cont./Stat.RegRead&Set | $R[d] \leftarrow CSR.CSR \& R[s1]$ | | fmul.s, fmul.d | R MULop $F[d] \leftarrow F[s1] * F[s2]$ 7) |
| csrcil | I | Cont./Stat.RegRead&Set Imm | $R[d] \leftarrow CSR.CSR \& imm$ | | fdv.s, fdv.d | R DDiv $F[d] \leftarrow F[s1] / F[s2]$ 7) |
| csrcw | I | Cont./Stat.RegRead&Write | $R[d] \leftarrow CSR.CSR \& R[s1]$ | | fsqrt.s, fsqrt.d | R Square Root $F[d] \leftarrow \sqrt{F[s1]}$ 7) |
| csrcil | I | Cont./Stat.RegRead&Write Imm | $R[d] \leftarrow CSR.CSR \& imm$ | | fnadd.s, fnadd.d | R Multiply-ADD $F[d] \leftarrow F[s1] * F[s2] + F[s3]$ 7) |
| ebreak | I | Environment BREAK | Transfer control to debugger | | fmsub.s, fmsub.d | R Multiply-SUBtract $F[d] \leftarrow F[s1] * F[s2] - F[s3]$ 7) |
| ecall | I | Environment CALL | Transfer control to operating system | | fnmadd.s, fnmadd.d | R Negative Multiply-ADD $F[d] \leftarrow (F[s1] * F[s2]) + F[s3]$ 7) |
| fence | I | Synch thread | Synchronizes threads | | fmsub.s, fmsub.d | R Negative Multiply-SUBtract $F[d] \leftarrow (F[s1] * F[s2]) - F[s3]$ 7) |
| fence.i | I | Synch Insts & Data | Synchronizes writes to instruction stream | | fsqn.s, fsqn.d | R SGN source $F[d] \leftarrow F[s2] < 63 ? F[s1] < 62 : 0$ 7) |
| jal | UJ | Jump & Link | $R[d] \leftarrow PC+4, PC+PC+ (imm, 1b0)$ | | fsqnj.s, fsqnj.d | R Negative SGN source $F[d] \leftarrow (F[s2] < 63 ? F[s1] < 62 : 0)$ 7) |
| jalr | I | Jump & Link Register | $R[d] \leftarrow PC+4, PC+R[s1]+imm$ | 3) | fsqj.s, fsqj.x.d | R Xor SGN source $F[d] \leftarrow (F[s2] < 63 ? F[s1] < 63 ? F[s1] < 62 : 0)$ 7) |
| lb | I | Load Byte | $R[d] \leftarrow (56 \& M[R[s1]] \ll imm) \{7:0\}$ | 4) | fmv.s.x, fmv.x.d | R Move from Integer $F[d] \leftarrow R[s1]$ 7) |
| lbu | I | Load Byte Unsigned | $R[d] \leftarrow (56 \& M[R[s1]] \ll imm) \{7:0\}$ | | fcvt.s.d | R Convert to SP from DP $F[d] \leftarrow \text{single}(F[s1])$ 7) |
| ld | I | Load Doubleword | $R[d] \leftarrow M[R[s1]] \ll imm \{63:0\}$ | | fcvt.d.s | R Convert to DP from SP $F[d] \leftarrow \text{double}(F[s1])$ 7) |
| lh | I | Load Halfword | $R[d] \leftarrow (48 \& M[R[s1]] \ll imm) \{15:0\}$ | 4) | fcvt.s.w, fcvt.d.w | R Convert from 32b Integer $F[d] \leftarrow \text{float}(R[s1]) \{1:0\}$ 7) |
| lhu | I | Load Halfword Unsigned | $R[d] \leftarrow (48 \& M[R[s1]] \ll imm) \{15:0\}$ | | fcvt.s.l, fcvt.d.l | R Convert from 64b Integer $F[d] \leftarrow \text{float}(R[s1]) \{1:0\}$ 7) |
| lui | U | Load Upper Immediate | $R[d] \leftarrow (32 \& imm) \ll imm, \{120:0\}$ | | fcvt.s.wu, fcvt.d.wu | R Convert from 32b Int. Unsigned $F[d] \leftarrow \text{float}(R[s1]) \{1:0\}$ 2,7) |
| lw | I | Load Word | $R[d] \leftarrow (32 \& M[R[s1]] \ll imm) \{31:0\}$ | 4) | fcvt.s.lu, fcvt.d.lu | R Convert from 64b Int. Unsigned $F[d] \leftarrow \text{float}(R[s1]) \{1:0\}$ 2,7) |
| lwu | I | Load Word Unsigned | $R[d] \leftarrow (32 \& M[R[s1]] \ll imm) \{31:0\}$ | | fcvt.w.s, fcvt.w.d | R Convert to 32b Integer $R[d] \leftarrow \text{integer}(F[s1])$ 7) |
| or | R | OR | $R[d] \leftarrow R[s1] R[s2]$ | | fcvt.l.s, fcvt.l.d | R Convert to 64b Integer $R[d] \leftarrow \text{integer}(F[s1])$ 7) |
| ori | I | OR Immediate | $R[d] \leftarrow R[s1] imm$ | | fcvt.w.su, fcvt.w.du | R Convert to 32b Int. Unsigned $R[d] \leftarrow \text{integer}(F[s1])$ 2,7) |
| sb | S | Store Byte | $M[R[s1] \ll imm] \{7:0\} \leftarrow R[s2] \{7:0\}$ | | fcvt.lu.su, fcvt.lu.du | R Convert to 64b Int. Unsigned $R[d] \leftarrow \text{integer}(F[s1])$ 2,7) |
| sd | S | Store Doubleword | $M[R[s1] \ll imm] \{63:0\} \leftarrow R[s2] \{63:0\}$ | | RV64A Atomic Extension | |
| sh | S | Store Halfword | $M[R[s1] \ll imm] \{15:0\} \leftarrow R[s2] \{15:0\}$ | | amand, w.amand.d | R ADD $R[d] \leftarrow M[R[s1]]$ 9) |
| alli, alli | R | Shift Left (Word) | $R[d] \leftarrow R[s1] \ll R[s2]$ | 1) | amand, w.amand.d | R AND $R[d] \leftarrow M[R[s1]]$ 9) |



RISC-V ISA: RV32I - RV32I instructions.

- Six instruction formats, which Figure 3.2 depicts, comprise the 47 instructions: four major formats, **R**, **I**, **S**, and **U**; and two variants, **SB** and **UJ**, which are identical to S and U except for the immediate operand encoding.
- There are 4 constant field: **OPCODE**, **FUNCT3** and **FUNCT7**.




Figure 3.2: RV32I instruction formats.



RISC-V ISA: RV32I - RV32I instructions.

- Integer computational instructions are either encoded as register-immediate operations using the I-type format or as register-register operations using the R-type format.
- The destination is register `rd` for both register-immediate and register-register instructions.

Instruction	Format	Meaning
<code>add rd, rs1, rs2</code>	R	Add registers
<code>sub rd, rs1, rs2</code>	R	Subtract registers
<code>sll rd, rs1, rs2</code>	R	Shift left logical by register
<code>srl rd, rs1, rs2</code>	R	Shift right logical by register
<code>sra rd, rs1, rs2</code>	R	Shift right arithmetic by register
<code>and rd, rs1, rs2</code>	R	Bitwise AND with register
<code>or rd, rs1, rs2</code>	R	Bitwise OR with register
<code>xor rd, rs1, rs2</code>	R	Bitwise XOR with register
<code>slt rd, rs1, rs2</code>	R	Set if less than register, 2's complement
<code>sltu rd, rs1, rs2</code>	R	Set if less than register, unsigned
<code>addi rd, rs1, imm[11:0]</code>	I	Add immediate
<code>slli rd, rs1, shamt[4:0]</code>	I	Shift left logical by immediate
<code>srli rd, rs1, shamt[4:0]</code>	I	Shift right logical by immediate
<code>srai rd, rs1, shamt[4:0]</code>	I	Shift right arithmetic by immediate
<code>andi rd, rs1, imm[11:0]</code>	I	Bitwise AND with immediate
<code>ori rd, rs1, imm[11:0]</code>	I	Bitwise OR with immediate
<code>xori rd, rs1, imm[11:0]</code>	I	Bitwise XOR with immediate
<code>slti rd, rs1, imm[11:0]</code>	I	Set if less than immediate, 2's complement
<code>sltiu rd, rs1, imm[11:0]</code>	I	Set if less than immediate, unsigned
<code>lui rd, imm[31:12]</code>	U	Load upper immediate
<code>auipc rd, imm[31:12]</code>	U	Add upper immediate to pc

Table 3.2: Listing of RV32I computational instructions.



RISC-V ISA: RV32I - RV32I instructions.

- RV32I is a load-store architecture, where only load and store instructions access memory and arithmetic instructions only operate on CPU registers.
- RV32I provides a 32-bit address space that is byte-addressed.

Instruction	Format	Meaning
lb rd, imm[11:0](rs1)	I	Load byte, signed
lbu rd, imm[11:0](rs1)	I	Load byte, unsigned
lh rd, imm[11:0](rs1)	I	Load half-word, signed
lhu rd, imm[11:0](rs1)	I	Load half-word, unsigned
lw rd, imm[11:0](rs1)	I	Load word
sb rs2, imm[11:0](rs1)	S	Store byte
sh rs2, imm[11:0](rs1)	S	Store half-word
sw rs2, imm[11:0](rs1)	S	Store word
fence pred, succ	I	Memory ordering fence
fence.i	I	Instruction memory ordering fence

Table 3.3: Listing of RV32I memory access instructions.



RISC-V ISA: RV32I - RV32I instructions.

- RV32I provides two types of control transfer instructions: unconditional jumps and conditional branches.

Instruction	Format	Meaning
beq rs1, rs2, imm[12:1]	SB	Branch if equal
bne rs1, rs2, imm[12:1]	SB	Branch if not equal
blt rs1, rs2, imm[12:1]	SB	Branch if less than, 2's complement
bltu rs1, rs2, imm[12:1]	SB	Branch if less than, unsigned
bge rs1, rs2, imm[12:1]	SB	Branch if greater or equal, 2's complement
bgeu rs1, rs2, imm[12:1]	SB	Branch if greater or equal, unsigned
jal rd, imm[20:1]	UJ	Jump and link
jalr rd, rs1, imm[11:0]	I	Jump and link register

Table 3.4: Listing of RV32I control transfer instructions.



A SIMPLE RISC-V DATAPATH AND CONTROLLER




A simple RISC-V datapath and controller

Program Counter: store the address to point to instruction in I.MEM

Instruction Memory: store instruction which will be executed.

Register File: store temporary data during the execution. The size of R.F is very small.



Data Memory: store temporary data during the execution. The size of D.MEM is larger than R.F however, it take more time to access..

ALU: Execute Arithmetical and Logical operator.

Control and ALU Control: Generate control signal to control the data path. Value of control signal rely heavily on the operation of the datapath.

FIGURE 4.21 The simple datapath with the control unit. The input to the control unit is the 7-bit opcode field from the instruction. The outputs of the control unit consist of two 1-bit signals that are used to control multiplexors (ALUSrc and MemtoReg), three signals for controlling reads and writes in the register file and data memory (RegWrite, MemRead, and MemWrite), a 1-bit signal used in determining whether to possibly branch (Branch), and a 2-bit control signal for the ALU (ALUOp). An AND gate is used to combine the branch control signal and the Zero output from the ALU; the AND gate output controls the selection of the next PC. Notice that PCSrc is now a derived signal, rather than one coming directly from the control unit. Thus, we drop the signal name in subsequent figures.



A simple RISC-V datapath and controller

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract

Instruction opcode	ALUOp	Operation	Funct7 field	Funct3 field	Desired ALU action	ALU control input
lw	00	load word	XXXXXXX	XXX	add	0010
sw	00	store word	XXXXXXX	XXX	add	0010
beq	01	branch if equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
R-type	10	sub	0100000	000	subtract	0110
R-type	10	and	0000000	111	AND	0000
R-type	10	or	0000000	110	OR	0001

FIGURE 4.12 How the ALU control bits are set depends on the ALUOp control bits and the different opcodes for the R-type instruction. The instruction, listed in the first column, determines the setting of the ALUOp bits. All the encodings are shown in binary. Notice that when the ALUOp code is 00 or 01, the desired ALU action does not depend on the funct7 or funct3 fields; in this case, we say that we “don’t care” about the value of the opcode, and the bits are shown as Xs. When the ALUOp value is 10, then the funct7 and funct3 fields are used to set the ALU control input. See [Appendix A](#).



- The RISC-V Instruction Set Manual - Volume I:
Unprivileged ISA.
- Computer Organization and Design RISC-V Edition:
The Hardware Software Interface [2 ed.]
- Design of the RISC-V Instruction Set Architecture.
- RISC-V Reference Data Card.



Excercise





COMPUTER ENGINEERING



UIT
TRƯỜNG ĐẠI HỌC
CÔNG NGHỆ THÔNG TIN

Thank you !

