




#EAD 2022 Training:RISC-V RV32I

Le Nguyen Hoang Thien August 16, 2022





- 1. Understanding about RISC-V ISA, especially RV32I.
- 2. Understanding about a simple RISC-V datapath and controller.



Agenda

- RISC-V ISA: RV32I.
 - ☐ Introduction.
 - □ RV32I instructions.
 - Integer Computational Instruction.
 - Control Tranfer Instruction: Inconditional Jumps and Conditional Branches.
 - Load and Store Instruction.
- 2. A simple RISC-V datapath and controller.
 - About Datapath.
 - ☐ About Controller.
- 3. Excercise and Project.



RISC-V ISA: RV32I



RISC-V ISA: RV32I - Introduction

- RV32I is the base **32-bit** integer ISA.
- It is a simple instruction set,
 comprising just 47
 instructions.
- For RV32I, the 32 x registers are each 32 bits wide, i.e., XLEN=32.

	x0 / zero	
	x1	
	x2	
	x3	
	x4	
	x5	
	x6	
	x7	
	x8	
	x9	
	x10	
	x11	
	x12	
	x13	
	x14	
	x15	
	x16	
	x17	
	x18	
	x19	
	x20	
	x21	
	x22	
	x23	
	x24	
	x25	
	x26	
	x27	
	x28	
	x29	
	x30	
	x31	
*** *** *	XLEN	
XLEN-1		0
	pc XLEN	

Figure 2.1: RISC-V base unprivileged integer register state.



For the description of each instruction, we can refer the "RISC-V Reference Data Card" (Link).

	V, E	-	ISC-V		0	ARITHMETIC CORI		STRUCTION S	ET			Ø	2
- 1	ИΠ	_		Reference 1	Data	RV64M Multiply Extens				n no on mar or 1			OTE
RV6	I BASE I	NTE	GER INSTRUCTIONS, in all	shabetical order				NAME		DESCRIPTION		NO	
	EMONIC			DESCRIPTION (in Verilog)	NOTE	mul, mulw		MULtiply (Word) MULtiply High		R[rd] = (R[rs1] * R			1)
add,				R[rd] = R[rs1] + R[rs2]	1)	mulhu		MULtiply High Unsi		R[rd] = (R[rs1] * R R[rd] = (R[rs1] * R			2)
addi	, addiw	I		R[rd] = R[rs1] + imm	1)	mulhsu		MULtiply upper Half S					6)
and		R		R[rd] = R[rs1] & R[rs2]		div, divw		DIVide (Word)		R[rd] = (R[rs1] / R			1)
andi		I	AND Immediate	R[rd] = R[rs1] & imm		divu		DIVide Unsigned		R[rd] = (R[rs1] / R			2)
auip	С	U	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$		rem, remw		REMainder (Word)		R[rd] = (R[rs1] %)			1)
beq		SB	Branch EQual	if(R[rs1]==R[rs2)		remu, remuw		REMainder Unsigned		R[rd] = (R[rs1] %)			1,2)
				PC=PC+{imm,1b'0}		remu, remuw	К	(Word)		relial – (relist) ve	K(ISZ))		1,2)
bge		SB	Branch Greater than or Equal			RV64F and RV64D Floa	ating-	Point Extensions					
				PC=PC+{imm,1b'0}		fld, flw		Load (Word)		F[rd] = M[R[rs1] +			1)
bgeu		SB	Branch ≥ Unsigned	if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}	2)	fsd, fsw		Store (Word)		M[R[rs1]+imm] =			1)
blt		SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td></td><td>fadd.s,fadd.d</td><td></td><td>ADD</td><td></td><td>F[rd] = F[rs1] + F[</td><td></td><td></td><td>7)</td></r[rs2)>		fadd.s,fadd.d		ADD		F[rd] = F[rs1] + F[7)
bltu		SB		if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td><td>fsub.s,fsub.d</td><td>R</td><td>SUBtract</td><td></td><td>F[rd] = F[rs1] - F[rs1]</td><td></td><td></td><td>7)</td></r[rs2)>	2)	fsub.s,fsub.d	R	SUBtract		F[rd] = F[rs1] - F[rs1]			7)
bne		SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}	2)	fmul.s,fmul.d		MULtiply		F[rd] = F[rs1] * F[r			7)
carr	c	I		R[rd] = CSR; CSR = CSR & -R[rs1]		fdiv.s,fdiv.d	14	DIVide		F[rd] = F[rs1] / F[r			7)
CSFE		I	Cont./Stat.RegRead&Clear	R[rd] = CSR;CSR = CSR & ~R[rs1] R[rd] = CSR;CSR = CSR & ~imm		fsqrt.s,fsqrt.d		SQuare RooT		F[rd] = sqrt(F[rs1])			7)
-011			Imm	ingray con,con con a similar		fmadd.s,fmadd.d		Multiply-ADD Multiply-SUBtract		F[rd] = F[rs1] * F[rs1]			7)
csrr	s	I		R[rd] = CSR; CSR = CSR R[rs1]		fmsub.s, fmsub.d			20	F[rd] = F[rs1] * F[r			7)
csrr	si	I		R[rd] = CSR; CSR = CSR imm		fnmadd.s,fnmadd.d		Negative Multiply-A		F[rd] = -(F[rs1] *)			7)
			Imm			fnmsub.s,fnmsub.d fsqnj.s,fsqnj.d	R	Negative Multiply-St SiGN source		F[rd] = -(F[rs1] *) F[rd] = { F[rs2]<63			7)
csrr		I		R[rd] = CSR; CSR = R[rs1]		fsgnj.s,fsgnj.d fsgnjn.s,fsgnjn.d		Negative SiGN source		F[rd] = { F[rs2]<6: F[rd] = { (~F[rs2]<			7)
csrr	wi	I		R[rd] = CSR; $CSR = imm$				Xor SiGN source				.0-7	7)
			Imm			fsgnjx.s,fsgnjx.d	K	AN SIGN SOURCE		F[rd] = {F[rs2]<63 F[rs1]<62:0>}	- r[IS1]<035,		7)
ebre	O. P.	I	Environment BREAK	Transfer control to debugger		fmin.s,fmin.d	R	MINimum		F[rd] = (F[rs1] < F	[rs2]) ? F[rs1] : F	[rs2]	7)
ecal		I	Environment CALL	Transfer control to operating system		fmax.s,fmax.d	R	MAXimum		F[rd] = (F[rs1] > F			7)
fenc		I	Synch thread	Synchronizes threads		feq.s, feq.d	R	Compare Float EQua		R[rd] = (F[rs1]==1			7)
fenc	0.1	I	Synch Instr & Data	Synchronizes writes to instruction stream		flt.s,flt.d	R	Compare Float Less	han	R[rd] = (F[rs1] < F[[rs2])?1:0		7)
jal		Ш	Jump & Link	R[rd] = PC+4; PC = PC + {imm,1b'0}		fle.s, fle.d	R	Compare Float Less th	n or =	R[rd] = (F[rs1]<=1	F[rs2]) ? 1:0		7)
ialr		I		R[rd] = PC+4; PC = R[rs1]+imm	3)	fclass.s,fclass.d	R	Classify Type		R[rd] = class(F[rs1	D	7	7,8)
1b		î		R[rd] =	4)	fmv.s.x,fmv.d.x	R	Move from Integer		F[rd] = R[rs1]			7)
		•	Loud Dye	{56'bM[](7),M[R[rs1]+imm](7:0)}	4)	fmv.x.s,fmv.x.d	R	Move to Integer		R[rd] = F[rs1]			7)
1bu		I	Load Byte Unsigned	$R[rd] = \{56'b0,M[R[rs1]+imm](7:0)\}$		fcvt.s.d		Convert to SP from I		F[rd] = single(F[rs			
ld		I		R[rd] = M[R[rs1] + imm](63:0)		fcvt.d.s	1	Convert to DP from S		F[rd] = double(F[red])			
1h		I	Load Halfword	R[rd] =	4)	fcvt.s.w,fcvt.d.w		Convert from 32b Int		F[rd] = float(R[rs1])			7)
				{48'bM[](15),M[R[rs1]+imm](15:0)}		fcvt.s.l,fcvt.d.l		Convert from 64b Int		F[rd] = float(R[rs1			7)
lhu		I	Load Halfword Unsigned	$R[rd] = \{48'b0,M[R[rs1]+imm](15:0)\}$		fcvt.s.wu,fcvt.d.wu	R	Convert from 32b Int Unsigned		F[rd] = float(R[rs1]](31:0))	2	2,7)
lui		U		R[rd] = {32b'imm<31>, imm, 12'b0}		fcvt.s.lu,fcvt.d.lu	R	Convert from 64b Int		F[rd] = float(R[rs1]	(63:0))		2,7)
lw		I	Load Word	R[rd] =	4)			Unsigned					
				{32'bM[](31),M[R[rs1]+imm](31:0)}		fcvt.w.s,fcvt.w.d		Convert to 32b Integr		R[rd](31:0) = integ			7)
lwu		I	Load Word Unsigned	$R[rd] = \{32b0,M[R[rs1]+imm](31:0)\}$		fcvt.1.s,fcvt.1.d		Convert to 64b Integr		R[rd](63:0) = integ		100	7)
or		R	OR OR Immediate	R[rd] = R[rs1] R[rs2]		fcvt.wu.s,fcvt.wu.d							2,7)
ab		S		R[rd] = R[rs1] imm M(R[r=1]+imm)(7:0) = R[r=2](7:0)		fcvt.lu.s,fcvt.lu.d		Convert to 64b Int Ur	isigned	R[rd](63:0) = integ	ger(F[rs1])	- 2	2,7)
sd sd		S		M[R[rs1]+imm](7:0) = R[rs2](7:0) M[R[rs1]+imm](63:0) = R[rs2](63:0)		RV64A Atomtic Extension amount and amount and amount amount and amount a		ADD		R[rd] = M[R[rs1]],			9)
su sh		S	Store Halfword	M[R[rs1]+imm](05:0) = R[rs2](05:0) M[R[rs1]+imm](15:0) = R[rs2](15:0)		umoudd: #, amoaud: d				M[R[rs1]] = M[R[rs1]]	rs1]] + R[rs2]		,
	sllw	R	Shift Left (Word)	M[R[rs1]+imm](15:0) = R[rs2](15:0) R[rd] = R[rs1] << R[rs2]	1)	amoand.w,amoand.d	R	AND		R[rd] = M[R[rs1]]			9)
	,slliw	I		R[rd] = R[rs1] << imm	1)	amomax.w,amomax.d	p	MAXimum		M[R[rs1]] = M[R[rs1]] R[rd] = M[R[rs1]]	rs1]] & R[rs2]		9)
slt		R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	1)					if (Rfrs21 > MfRfrs1	11) M[R[rs1]] = RI	[n2]	,
ılti		I	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0		amomaxu.w,amomaxu.d	R	MAXimum Unsigned		R[rd] = M[R[rs1]].			2,9)
lti	u	Î		R[rd] = (R[rs1] < imm) ? 1 : 0	2)	amomin.w,amomin.d	R	MINimum		if (R[rs2] > M[R[rs1] R[rd] = M[R[rs1]],	JJ) M[K[ts1]J = R	[02]	9)
sltu		R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	2)					if(R[rs2] < M[R[rs1]]]) M[R[rs1]] = R	[rs2]	-,
sra,	sraw	R	Shift Right Arithmetic (Word)		1.5)	amominu.w,amominu.d	R	MINimum Unsigned		R[rd] = M[R[rs1]],		- 1	2,9)
srai	, sraiw	I	Shift Right Arith Imm (Word)		1,5)	amoor.w,amoor.d	R	OR		if (R[rs2] < M[R[rs1] R[rd] = M[R[rs1]],	JD M[K[rs1]] = R	[rs2]	9)
srl,	srlw	R		R[rd] = R[rs1] >> R[rs2]	1)					M[R[rs1]] = M[R[rs1]]	rs1]] R[rs2]		- /
srli	,srliw	I	Shift Right Immediate (Word)	R[rd] = R[rs1] >> imm	1)	amoswap.w,amoswap.d	R	SWAP		R[rd] = M[R[rs1]],		rs2]	9)
	subw	R		R[rd] = R[rs1] - R[rs2]	1)	amoxor.w,amoxor.d	R	XOR		R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]]	m111 ∧ P(m21		9)
sw		S		M[R[rs1]+imm](31:0) = R[rs2](31:0)		lr.w,lr.d	R	Load Reserved		M[K[rs1]] = M[K[r R[rd] = M[R[rs1]],	erll Ir(182]		
xor		R	XOR	R[rd] = R[rs1] ^ R[rs2]						reservation on M[F			
xori		I	XOR Immediate	$R[rd] = R[rs1] \wedge imm$		sc.w,sc.d	R	Store Conditional		if reserved, M[R[rs R[rd] = 0; else R[rs			
Notes	: 1) The	Word	version only operates on the ri	ghtmost 32 bits of a 64-bit registers						reliaj = 0; eise R[re	u] - 1		
	2) Oper	ration	assumes unsigned integers (in:	stead of 2's complement)		CORE INSTRUCTIO	N F	ORMATS					
			significant bit of the branch add	ress in jalr is set to 0 bit of data to fill the 64-bit register				25 24 20	19	15 14 12	11 7	6	0
				s bit of data to fill the 64-bit register ist bits of the result during right shift		R funct7		rs2	rsl	funct3	rd	Opcode	le
	6) Mult	iply v	with one operand signed and on	e unsigned			n[11:0		rsl	funct3	rd	Opcode	
	7) The .	Single	version does a single-precisio	operation using the rightmost 32 bits	of a 64-	S imm[11:5]		rs2	rsl	funct3	imm[4:0]	opcode	
						o [mmd[11:3]		156	151	1000013	amm(4.0)		
	bit F	regis				SR imm[12010-	51	rs2	rs1	funct3	imm[4:1 111	oncode	le l
	8) Clas	sify u	rites a 10-bit mask to show whi	ch properties are true (e.g., -inf, +0,+0	+inf,	SB imm[12 10::	5]	rs2	rsl	funct3	imm[4:1 11]	opcode	
	8) Class deno 9) Aton	sify w rm, tic me	rites a 10-bit mask to show whi)	ch properties are true (e.g., -inf, +0,+0,		SB imm[12 10::		rs2 imm[31:12] m[20 10:1 11 19:1:		funct3	imm[4:1 11] rd rd	opcode opcode	le



- Six instruction formats, which Figure 3.2 depicts, comprise the 47 instructions: four major formats, **R**, **I**, **S**, and **U**; and two variants, **SB** and **UJ**, which are identical to S and U except for the immediate operand encoding.
- There are 4 constant field: **OPCODE**, **FUNCT3** and **FUNCT7**.




Figure 3.2: RV32I instruction formats.



- Integer computational instructions are either encoded as register-immediate operations using the I-type format or as register-register operations using the R-type format.
- The destination is register rd for both register-immediate and register-register instructions.

Instruc	ction			Format	Meaning
add	rd,	rs1,	rs2	R	Add registers
sub	rd,	rs1,	rs2	R	Subtract registers
sll	rd,	rs1,	rs2	R	Shift left logical by register
srl	rd,	rs1,	rs2	R	Shift right logical by register
sra	rd,	rs1,	rs2	R	Shift right arithmetic by register
and	rd,	rs1,	rs2	\mathbf{R}	Bitwise AND with register
or	rd,	rs1,	rs2	R	Bitwise OR with register
xor	rd,	rs1,	rs2	R	Bitwise XOR with register
slt	rd,	rs1,	rs2	R	Set if less than register, 2's complement
sltu	rd,	rs1,	rs2	R	Set if less than register, unsigned
addi	rd,	rs1,	imm[11:0]	I	Add immediate
slli	rd,	rs1,	shamt [4:0]	I	Shift left logical by immediate
srli	rd,	rs1,	shamt [4:0]	I	Shift right logical by immediate
srai	rd,	rs1,	shamt [4:0]	I	Shift right arithmetic by immediate
andi	rd,	rs1,	imm[11:0]	I	Bitwise AND with immediate
ori	rd,	rs1,	imm[11:0]	I	Bitwise OR with immediate
xori	rd,	rs1,	imm[11:0]	I	Bitwise XOR with immediate
slti	rd,	rs1,	imm[11:0]	I	Set if less than immediate, 2's complement
sltiu	rd,	rs1,	imm[11:0]	I	Set if less than immediate, unsigned
lui	rd,	imm[31:12]	U	Load upper immediate
auipc	rd,	imm[31:12]	U	Add upper immediate to pc

Table 3.2: Listing of RV32I computational instructions.



- RV32I is a load-store architecture, where only load and store instructions access memory and arithmetic instructions only operate on CPU registers.
- RV32I provides a 32-bit address space that is byte-addressed.

Instruction	Format	Meaning		
lb rd, imm[11:0](rs1)	I	Load byte, signed		
lbu rd, imm[11:0](rs1)	I	Load byte, unsigned		
lh rd, imm[11:0](rs1)	I	Load half-word, signed		
lhu rd, imm[11:0](rs1)	I	Load half-word, unsigned		
lw rd, imm[11:0](rs1)	I	Load word		
sb rs2, imm[11:0](rs1)	S	Store byte		
sh rs2, imm[11:0](rs1)	S	Store half-word		
sw rs2, imm[11:0](rs1)	S	Store word		
fence pred, succ	I	Memory ordering fence		
fence.i	I	Instruction memory ordering fence		

Table 3.3: Listing of RV32I memory access instructions.



■ RV32I provides two types of control transfer instructions: unconditional jumps and conditional branches.

Instruc	tion		Format	Meaning
beq r	s1, rs2,	imm[12:1]	SB	Branch if equal
bne r	s1, rs2,	imm[12:1]	SB	Branch if not equal
blt r	s1, rs2,	imm[12:1]	SB	Branch if less than, 2's complement
bltu r	s1, rs2,	imm[12:1]	SB	Branch if less than, unsigned
bge r	s1, rs2,	imm[12:1]	SB	Branch if greater or equal, 2's complement
bgeu r	s1, rs2,	imm[12:1]	SB	Branch if greater or equal, unsigned
jal r	d, imm[20	0:1]	UJ	Jump and link
jalr r	d, rs1,	imm[11:0]	I	Jump and link register

Table 3.4: Listing of RV32I control transfer instructions.



A SIMPLE RISC-V DATAPATH AND CONTROLLER




A simple RISC-V datapath and controller

Program Counter: store the address to point to instruction in I MEM

Instruction Memory: store instruction which will be executed.

Register File: store temporary data during the execution. The size of R.F is very small.



Data Memory: store temporary data during the execution. The size of D.MEM is larger than R.F however, it take more time to access..

ALU: Execute Arithmetical and Logical operator.

Control and ALU Control: Generate control signal to control the data path. Value of control signal rely heavily on the operation of the datapath.

FIGURE 4.21 The simple datapath with the control unit. The input to the control unit is the 7-bit opcode field from the instruction. The outputs of the control unit consist of two 1-bit signals that are used to control multiplexors (ALUSrc and MemtoReg), three signals for controlling reads and writes in the register file and data memory (RegWrite, MemRead, and MemWrite), a 1-bit signal used in determining whether to possibly branch (Branch), and a 2-bit control signal for the ALU (ALUOp). An AND gate is used to combine the branch control signal and the Zero output from the ALU; the AND gate output controls the selection of the next PC. Notice that PCSrc is now a derived signal, rather than one coming directly from the control unit. Thus, we drop the signal name in subsequent figures.



A simple RISC-V datapath and controller

ALU control lines	Function		
0000	AND		
0001	OR		
0010	add		
0110	subtract		

Instruction opcode	ALUOp	Operation	Funct7 field	Funct3 field	Desired ALU action	ALU control input
lw	00	load word	XXXXXXX	XXX	add	0010
sw	00	store word	XXXXXXX	XXX	add	0010
beq	01	branch if equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
R-type	10	sub	0100000	000	subtract	0110
R-type	10	and	0000000	111	AND	0000
R-type	10	or	0000000	110	OR	0001

FIGURE 4.12 How the ALU control bits are set depends on the ALUOp control bits and the different opcodes for the R-type instruction. The instruction, listed in the first column, determines the setting of the ALUOp bits. All the encodings are shown in binary. Notice that when the ALUOp code is 00 or 01, the desired ALU action does not depend on the funct7 or funct3 fields; in this case, we say that we "don't care" about the value of the opcode, and the bits are shown as Xs. When the ALUOp value is 10, then the funct7 and funct3 fields are used to set the ALU control input. See Appendix A.



- The RISC-V Instruction Set Manual Volume I: Unprivileged ISA.
- Computer Organization and Design RISC-V Edition:
 The Hardware Software Interface [2 ed.]
- Design of the RISC-V Instruction Set Architecture.
- RISC-V Reference Data Card.



Excercise







Thank you!

