

SHORT PRESENTATION

OFFSET CANCELLATION TECHNIQUE

Renesas Design Vietnam Co., Ltd.
CDG Group - Analog2 team

Name : **Phuong Nam Nguyen**

Mail: phuong.nguyen.te@rvc.renesas.com

Date: Jun 12th 2014


Outline

1. DC offset
2. Effects of DC offset
3. Offset Cancellation Technique using G_m and R stages
4. Realization of offset cancellation using G_m and R stages
5. Conclusion

1) DC offset

In **ideal differential pair**, with perfect symmetry ,when $V_{in}=0$, $V_{out}=0$

However , in **real differential pair**, with the presence of mismatches, when $V_{in}=0$, $V_{out} \neq 0 \Rightarrow$ The circuit suffer from a **DC offset**.




VOS1: Input-referred offset voltage

$$VOS_{out} = A * VOS_{in}$$

VOS_out: output-referred offset voltage


VOS_in: input-referred offset voltage

A : voltage gain




2) Effects of DC offset

The DC offset may experience so much gain that it drives the latter stages into nonlinear operation.




Precision limitation of an amplifier due to DC offset.



=> Many high-precision systems require electronic cancellation of the offsets.
Offset cancellation can also reduce 1/f noise of amplifier considerably.

3) Offset Cancellation Technique using G_m and R stages (1)

General



Two storage capacitors **C1** and **C2** is used to measure and store the output-referred offset voltage. The storage voltage contributes to cancel the DC offset.


_ Sensing period: V_{in} is disable and all switches are ON , **C1** and **C2** sense the voltage of V_{out} .

_ Storing period: V_{in} is enable and all switches are OFF, the voltage store in **C1** and **C2** contribute to cancel the offset voltage.

3) Offset Cancellation Technique using G_m and R stages (2)

Sensing period

V_{in} is disable and $S1, S2, S3, S4$ are ON, ($V_{in} = 0$)



$$\begin{aligned}
 I1 &= G_{m1} * V_{OS1} \\
 I2 &= G_{m2} * (V_{out} - V_{OS2}) \\
 I3 &= I1 - I2 = G_{m1} * V_{OS1} - G_{m2} * (V_{out} - V_{OS2}) \\
 V_{out} &= I3 * R = \{G_{m1} * V_{OS1} - G_{m2} * (V_{out} - V_{OS2})\} * R
 \end{aligned}$$

$$V_{out} = V_{OS_{out}} = \frac{G_{m1} R V_{OS1} + G_{m2} R V_{OS2}}{1 + G_{m2} R}$$

$C1$ and $C2$ sense and store V output-referred offset voltage.

3) Offset Cancellation Technique using G_m and R stages (3)


Storing period

S3, S4 is OFF , **S1, S2 is still ON** ($V_{in} = 0$)

$V_{OS_out} = V_{OS_in} * G_{m1} * R \Rightarrow$ Let find the input-referred offset voltage V_{OS_in}


$$V_{out} = V_{OS_out} = \frac{G_{m1} R V_{OS1} + G_{m2} R V_{OS2}}{1 + G_{m2} R}$$
$$V_{OS_in} = \frac{V_{out}}{G_{m1} R} = \frac{V_{OS1}}{1 + G_{m2} R} + \frac{G_{m2}}{G_{m1}} \frac{V_{OS2}}{1 + G_{m2} R}$$

$$V_{OS_in} \approx \frac{V_{OS1}}{G_{m2} R} + \frac{V_{OS2}}{G_{m1} R}$$



Because $G_m * R \gg 1$, V_{OS_in} is very small, the input offset is canceled.


4) Realization of offset cancellation using Gm and R stages



5) Conclusion (1)

Advantage


- _ This offset cancellation scheme can **isolate the signal path from the offset storage capacitors**, prevent the circuit from phase margin degrading and settling speed limiting.
- _ This offset cancellation technique **uses only one voltage gain stage** and therefore, it is suitable in a high-speed op amp.
- _ Offset cancellation can **reduce low frequency noise**.



5) Conclusion (2)

Disadvantage and Issues

- **S3 and S4 may inject slightly unequal charges onto C1 and C2,** respectively, **creating an error voltage.** To solve this issue, $Gm2 \approx 0.1 Gm1$ is chosen => Trade-off between off-set voltage and injection error.
- **A periodic refreshing is required** because the junction and sub-threshold leakage of the switches eventually corrupts the correction voltage stored across the capacitors. In typical design, the offset must be refreshed at a rate of at least a few kHz.



Thank you for listening!!!

