

Leakage Current in Deep-Submicron CMOS

Renesas Design Vietnam Co., Ltd. CDG Group - Analog2 team Date: July 10th 2014

Name: Vinh Le

Mail: vinh.le.wh@rvc.renesas.com

Outline

- **0. Introduction**
- 1. Sources of leakage current
 - + pn Junction Reverse-Bias Current
 - > Band-to-Band Tunneling Current
 - + Subthreshold Leakage
 - > Weak inversion
 - > Drain-Induced Barrier Lowering
 - > Body Effect
 - > Narrow-Width Effect
 - > Effect of channel Length & Vth Rolloff
 - > Effect of Temperature
 - + Tunneling into and Through Gate Oxide
 - > Fowler-Nordheim Tunneling
 - > Direct Tunneling

Outline

- 1. Sources of leakage current(cont.)
 - + Injection of Hot Carriers from Substrate to Gate Oxide
 - + Gate-Induced Drain Leakage
 - + Punchthrough
- 2. Leakage reduction technique
 - + Channel Engineering for Leakage Reduction
 - > Retrograde Doping
 - > Halo Doping
 - + Circuit Techniques for Leakage Reduction(optional)
 - > Standby Leakage Control Using Transistor Stacks
- (Self-Reverse Bias)
 - > Multi V_{th} design
 - Dynamic V_{+h} design
- 3. Conclusions

- Power density in high performance VLSI chips is already at the same level as in a nuclear reaction.




- Battery maximum power and capacity increase by 10-15% per year, but chip power requirements increase much faster: 35-

40% per year.




- VDD has been scaled down in order to keep power consumption under-control $=> V_{th}$ has to be scaled to maintain performance.
- As V_{th} scaled, the substantial increase of the sub-threshold leakage current.



- Transistor off-state current (I_{OFF}) is the drain current when the gate-source voltage is zero.
- The RHS^(*) graph shows the example of off-current of n- ^I_D channel transistor.
- I_{OFF} is influenced by:

Threshold Voltage, dimension, channel doping profile, drain/source junction depth, gate oxide thickness and VDD.



The n-channel transistor drain current

(*)RHS : right hand side

- In short channel devices, the reduction V_{th} causing substantially increase I_{OFF} , this because weak inversion state leakage and is the function of V_{th} .
- We explore all leakage mechanisms contributing to the offstate current as described in the below figure.

I₁: Reverse-bias p-n junction leakage

I₃: Sub-threshold leakage


I₃: Oxide tunneling current

 I_{λ} : Gate current due to hot-carrier

injection

I₅: GIDL leakage


I_s: Channel punch-through



Sources of Leakage Current

p-n Junction Reverse-Bias Current

- Has two main components :
- 1. Minority carrier diffusion near the edge of the depletion region
 - 2. Electron-hole pair generation



pn Junction Reverse-Bias Current

- If both n and p sides are heavily doped (for advaced MOSFETs: heavily doped shallow junctions and halo doping for better SCE(*))

Band-to-Band tunneling(BTBT) dominates the pn junction leakage

This leakage mechanism is explain in next slide




Fig. 3

p-n Junction Reverse-Bias Current

Band-to-Band Tunneling Current

- It's evident that for the tunneling to occur(refer to fig.4) total voltage across the junction has to be more than the band gap.
- The tunneling current density is expressed in the RHS formula.




Fig. 4

- *m** : effective mass of electron
- E_a : Band gap energy
- N_a , N_d : doping concentration in p and n sides
- V_{app}: applied voltage

$$J_{b-b} = A \frac{EV_{\text{app}}}{E_g^{1/2}} \exp\left(-B \frac{E_g^{3/2}}{E}\right)$$

$$A = \frac{\sqrt{2m^*q^3}}{4\pi^3\hbar^2}, \text{ and } B = \frac{4\sqrt{2m^*}}{3q\hbar}$$

$$E = \sqrt{\frac{2qN_aN_d(V_{\text{app}} + V_{bi})}{\varepsilon_{\text{si}}(N_a + N_d)}}$$

(*) BTBT = band to band tunneling RHS = Righ hand side • = electron

General view

- Also called weak inversion conduction current (Vgs < V_{th}).
- In the weak inversion, the minority carrier concentration is

small, but not zero.

- With both the number of mobile carriers and E(y) (fig.6) field are small -> drift current small.
- The sub-threshold conduction dominates by the diffusion current.
- Weak inversion typically dominates modern device off-state leakage due to the low $V_{\rm th}$.




Fig. 5




Fig. 6

General view

- The weak inversion current can be expressed:

$$I_{\rm ds} = \mu_0 C_{\rm ox} \frac{W}{L} (m-1) (v_T)^2 \times e^{(V_g - V_{\rm th})/mv_T} \\ \times \left(1 - e^{-v_{\rm DS}/v_T}\right) \qquad \text{where} \qquad m = 1 + \frac{C_{\rm dm}}{C_{\rm ox}} = 1 + \frac{\frac{\mathcal{E}_{\rm si}}{W_{\rm dm}}}{\frac{\mathcal{E}_{\rm ox}}{t_{\rm ox}}} = 1 + \frac{3t_{\rm ox}}{W_{\rm dm}}$$

- We also consider the slope of $\log_{10}(I_{DS})$ vs. Vgs called substhreshold slope (S₊) given by.

$$S_t = \left(\frac{d\left(\log_{10} I_{\rm ds}\right)}{dV_{\rm gs}}\right)^{-1} = 2.3 \frac{mkT}{q}$$
$$= 2.3 \frac{kT}{q} \left(1 + \frac{C_{\rm dm}}{C_{\rm ox}}\right).$$

- This show how effectively the transistor is be off when $V_{\rm gs} < V_{\rm th}$.
- From the equation, S_t can be made smaller by using thinner oxide layer or lower substrate doping concentration(lower S_t is desirable).

W_{dm}: depletion width under channel

Drain-induced Barrier Lowering (DIBL)

- In SC device, the source and drain deplétion width and potential have a strong effect on the band bending over significant portion of the device $=>V_{th}$ and consequently the sub-threshold current varies with drain bias and this referred to as DIBL.

DIBL occurs when depletion region of S,
 D interact with each other to lower S
 potential barrier.**

- DIBL is enhanced at high drain voltages and shorter channel length.

		В		1.25µ	ım	0.5	V			
		С		1.25µ	ım	5\	7			
								_		
		_				_		١	urve	A
l/ _	_	_					urve	B)		
				Cur	ve C		\	- 1		
							/	- 1		
							'	\		
					\	\		\		
								\		
						\		/ /		
						'	\	١		
١.							`		_	AT
0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	-	y/L
	_		_,_,			_,_,				

6.25um

Curve

Fig. 7

** this causes source injects carriers into channel surface independent of gate voltage.

Drain-induced Barrier Lowering (DIBL)




Fig. 7.1

N channel $I_{\rm D}$ vs. $V_{\rm G}$ showing DIBL, GIDL, weak inversion, and p-n junction reverse-bias leakage components

Sub-threshold Leakage Body Effect

Reverse biasing well-source junction widens the bulk depletion region and increase V_{th}

$$V_{\rm th} = V_{\rm fb} + 2\psi_B + \frac{\sqrt{2\varepsilon_{\rm si}qN_a\left(2\psi_B + V_{\rm bs}\right)}}{C_{\rm ox}} \text{ hence } \frac{dV_{\rm th}}{dV_{\rm bs}} = \frac{\sqrt{\frac{\varepsilon_{\rm si}qN_a}{2(2\psi_B + V_{\rm bs})}}{C_{\rm ox}}}{C_{\rm ox}}$$

- On fig. 8, we can see that I_{OFF} decrease and V_{th} increase


As Vsb increase

Model of I_{sub} that include weak inversion, DIBL, body-effect :

$$I_{\text{subth}} = A \times e^{1/mv_T \left(V_G - V_S - V_{\text{th0}} - \gamma' \times V_S + \eta V_{\text{DS}} \right)} \times \left(1 - e^{-v_{\text{DS}}/v_T} \right)$$

where

$$A = \mu_0 C'_{\text{ox}} \frac{W}{L_{\text{eff}}} (v_T)^2 e^{1.8} e^{-\Delta V_{\text{th}}/\eta v_T}$$



N channel $log(I_D)$ versus V_G for six substrate biases on a 0.35 um logic process technology ($V_D = 2.7 \text{ V}$)

Fig. 8

is substrate sensitivity

Narrow-Width Effect


- Decreasing gate width modulates the threshold voltage of a transistor hence sub-threshold leakage.
- There are mainly three ways this effect change V,,. First we consider the fig.9.
- The existence of fringing field cause the gate-induced depletion to spread outside the defined channel width => increase total depletion charge.

- Moreover, we have: $V_{\rm th}=V_{\rm fb}+\phi_s+\frac{Q_B}{C_{\rm ox}}$ Q_B increase by $\Delta {\bf Q_B}$ so ${\bf V_{th}}$ increase, this

oxide


amount can be modeled as:


$$V_{\text{NCE}} = \frac{\pi q N_{\text{sub}} x_{d,\text{max}}^2}{2C_{\text{ox}} W_{\text{eff}}} = 3\pi \frac{t_{\text{ox}}}{W_{\text{eff}}} \phi_s$$



Narrow-Width Effect

- Second, Due to channel stop, dopants encroach under the gate. Hence, higher voltage is needed to completely invert the channel.
- A more complex effect is seen in trench isolation devices (fig.10) known as inverse-narrow-width effect.
- This structure eliminates increasing $\Delta Q_{R} = > no$ increase of V_{th}
- On the other hand, due to edgefringing effect at the gate edges, the inversion at the edges require less voltage than that in the center of gate.





Narrow-Width Effect

- Moreover, gate capacitance now includes the side capacitance (C_F) due to overlap of the gate with the oxide isolation. $Cg = C_{ox}W + 2C_F$

- From equation : $V_{\rm th} = V_{\rm fb} + \phi_s + \frac{Q_B}{C_{\rm ox}}$

- From above, the overall V_{th} reduce

As shown in fig.12.




Fig. 12





Fig. 11

Effect of Channel Length and V_{th} Rolloff


- Threshold voltage of MOSFET decreases as the channel length is reduced. This reduction of threshold voltage with reduction of channel length is known as V_{+h} roll-off.
- In the case of short-channel devices, source-to-drain distance is comparable to the depletion width in the vertical direction.
- The source and drain depletion regions now penetrate more into the channel length => need less voltage gate to invert bulk charge to turn on a transistor $=> V_{th} \downarrow$



Effect of Temperature

- Temperature dependence of the subthreshold leakage current is important, since VLSI circuits usually operate at elevated temperatures due to the power dissipation (heat generation) of the circuit.

- Fig. 14 show that S_t varies from 58.2 – 81.9 mV/dec as T⁰ increases from -50 - 25 °C



Effect of Temperature

- Two parameters increase the sub-threshold leakage as temperature is raised.
 - 1. S, linearly increases with T^o
 - 2. V_{th} decreases
- The temperature sensitivity of V_{th} about 0.8mV/°C. This can be used to estimate I_{OFF} at other T° in this technolo





Fig. 14


Tunneling into and Through Gate Oxide General View

 Reduction of gate oxide thickness results in an increase in the field across the oxide results in tunneling of electrons from substrate to gate and vice verse, causing tunneling current.
 For Example:



Tunneling into and Through Gate Oxide General View

- The tunneling between substrate and gate can be divided into two parts, namely:
 - 1. Fowler-Nordheim (FN) tunneling
 - 2. Direct tunneling
- The tunneling probability of an electron depends on the thickness of the barrier, barrier height & the structure of barrier.



Tunneling into and Through Gate Oxide Fowler-Nordheim Tunneling

- In FN tunneling, electrons tunnel into the conduction band of the oxide layer
- Fig. 17 show FN tunneling of electrons from the inverted surface to the gate and represent as below:

$$J_{FN} = \frac{q^3 E_{\text{ox}}^2}{16\pi^2 \hbar \phi_{\text{ox}}} \exp\left(-\frac{4\sqrt{2m^*}\phi_{\text{ox}}^{3/2}}{3\hbar q E_{\text{ox}}}\right) + V_{\text{ox}}$$

Where:

- $V_{OX} > \Phi_{OX}$ (valid for above equation)
- V_{OX} :Voltage drop across the oxide
- m*: Effective mass of electron
- E_{Ox} : Field across the oxide




Fig. 17

Tunneling into and Through Gate Oxide Fowler-Nordheim Tunneling

- The value of FN tunneling current quite small, for example: for $E_{\rm ox} = 8 \times 10^6 \, \rm MV/cm$ then $J_{\rm FN} = 5 \times 10^{-7} \, \rm A/cm^2$.
- Since Φ_{ox} = 3.1 eV, short-channel devices mostly operate at V_{ox} < Φ_{ox} => for normal device operation FN current is negligible.




Fig. 17

Tunneling into and Through Gate Oxide Direct Tunneling

- In very thin oxide layer (less than 3-4 nm), electron from inverted silicon surface directly tunnel to gate thru the forbidden energy gap of the SiO₂ layer.
- The direct tunneling occurs

At $V_{ox} < \Phi_{ox}$. Current density

Modeled as:

$$J_{\rm DT} = AE_{\rm ox}^2 \exp\left\{-\frac{B\left[1 - \left(1 - \frac{V_{\rm ox}}{\phi_{\rm ox}}\right)^{3/2}\right]}{E_{\rm ox}}\right\}$$

where $A = q^3/16\pi^2\hbar\phi_{\rm ox}$ and $B = 4\sqrt{2m^*}\phi_{\rm ox}^{3/2}/3\hbar q$.




Fig. 18

Tunneling into and Through Gate OxideDirect Tunneling : Components of tunneling current

- The gate direct tunneling current can be divided into five major components as described in fig. 18.





Fig. 18

Injection of Hot Carriers from Substrate to Gate Oxide General View

- In a short-channel transistor, due to high electric field near the Si−SiO₂ interface, electrons or holes can gain sufficient energy from the electric field to cross the interface potential barrier and enter into the oxide layer as described in fig.19

- The injection is more likely for electrons than hole since electrons has lower effective mass than Holes and barrier height for holes (4.5 eV), (3.1 eV) for electrons.



Injection of hot electron from substrate to oxide

Fig. 19


Gate-Induced Drain Leakage(GIDL)


General View

- When the gate is biased to form an accumulation layer at silicon surface, the presence of hole cause the surface behaves like p^{++} region => the depletion of this layer is smallest.

When Vg large (below zero)the n+ drain region under

the gate can be depleted





Gate-Induced Drain Leakage

General View

- As a result of all these effects, minority carriers(tunneling ones, hot carriers) are emitted in the drain n+ region underneath the gate.
- Since the substrate is at a lower potential for minority carriers, these carriers underneath the gate are swept laterally to substrate.
- Thinner oxide thickness,Higher VDD => increase GIDL





Fig. 21

Punch-through

General View

- When the combination of shorter channel length and reverse bias leads to the merging of the depletion regions, punchthrough is said to have occurred as show in fig. 22.
- A V_{th} adjust implant is used to have a higher doping at the surface than bulk's => greater expansion of depletion layer below the surface. Thus, the punch-through occurs below the surface.



Punch-through

General View

- The punch-through lower the potential barrier for the majority carriers in the source => more of these carriers cross the barrier and enter substrate, then the drain collects some of them.
- V_{PT} estimates the value of V_{DS} for which the punch-through occurs at $V_{qs} = 0$.

$$V_{\rm PT} \propto N_B (L - W_j)^3$$

Where:

- N_B: bulk doping concentration


- L : channel length

- W₁: junction width

Leakage Reduction Technique

Channel Engineering for Leakage Reduction General View

- Based on constant field scaling, the SCE can be kept under control by scaling down the vertical dimensions, e.g. gate oxide thickness, junction depth, along with horizontal dimensions, also reduce supply voltage, increase bulk doping concentration accordingly described in blow figure.



MOSFET constant electric field scaling Fig. 23

Channel Engineering for Leakage Reduction General View

- The goal is to optimize the channel profile to minimize the OFF-state leakage while maximizing the linear and saturated drive currents.
- Super-steep retrograde wells and halo implants have been used as a means to scale the channel length and increase the transistor drive current without causing an increase in the OFF-state leakage current
- Fig. 24 is a schematic representation of the transistor regions that are affected by the different types of well engineering




Fig. 24

Channel Engineering for Leakage Reduction

Retrograde Doping

- To maintain acceptable OFF-state leakage with continually decreasing channel lengths, both the oxide thickness and the gate-controlled depletion width in silicon must be reduced in proportion to the channel length(L) to offset the degradation in SCEs for extremely small devices.

$$W_{\rm dm} = \sqrt{\frac{4\varepsilon_{\rm si}\psi_B}{qN_a}}$$

- This require increase Na (causing V_{+h}↑)

$$V_{\rm th} = V_{\rm fb} + 2\psi_B + \frac{\sqrt{4\varepsilon_{\rm si}qN_a\psi_B}}{C_{\rm ox}}$$

(*) W_{dm}: depletion width

SCE: short channel effect


Channel Engineering for Leakage Reduction Retrograde Doping

- If V_{th} is not scaled down, the device performance in lower supply voltage will degrade => to achieve both reducing W_{dm} and V_{th} retrograde doping can be used.

- This is used to improve SCEs and to increase surface mobility by creating a low surface channel concentration, highly doped subsurface region act as a barrier against punch-through.

Channel Engineering for Leakage Reduction Retrograde Doping

- As for fig. 25, we see that, the depletion charge and electric field of extreme retro-grade is 1/2 that of a uniform doped channel => reduce V_{th} and improve mobility.



Uniform
Retrograde

doped and an extreme retrogradedoped channel (doping profiles
shown at bottom)

Fig. 25

(*) W_{dm}: depletion width



Channel Engineering for Leakage Reduction Halo Doping

- Halo doping or nonuniform channel profile in a lateral direction was introduced below 0.25 um technology node to provide another way to control the dependence of threshold on channel length.

- Halo doping areas is created by injecting point

defects during sidewall oxidation, these defect collect doping impurities from bulk => increase doping concentration near source, drain end of the channel.





Fig. 26

Channel Engineering for Leakage Reduction

Halo Doping

- More highly doped p-type substrate near the edges of the channel reduces the charge-sharing effects from the source and drain fields => reducing the width of the depletion region in the drain-bulk and source-bulk regions.
- Reduction of chargesharing effects reduces the threshold voltage degradation due to channel length reduction as shown in fig. 27.




Short-channel threshold-voltage roll-off for retrograde and super-halo (vertical and lateral nonuniform doping).

Fig. 27

Channel Engineering for Leakage Reduction Halo Doping

- The reduction in drain and source junction depletion region width also reduces the barrier lowering in the channel, thus reducing DIBL, the punch-through possibility.

- Also, The BTBT currents in the high-field region near the drain ultimately limit the halo doping level.



Conclusions

Conclusions

- In current deep-submicron devices with low threshold voltages, sub-threshold and gate leakage have become dominant sources of leakage and are expected to increase with the technology scaling.
- GIDL and BTBT may also become a concern in advanced CMOS devices
- To manage the increasing leakage in deep-submicron CMOS circuits, solutions for leakage reduction have to be sought both at the process technology and circuit levels.
- At the process technology level, well-engineering techniques by retrograde and halo doping are used to reduce leakage and improve short-channel characteristics.

Conclusions

- There many techniques to reduce leakage current but not mentioned here, those are (at the circuit level consideration)
 - Standby Leakage Control Using Transistor Stacks (Self-Reverse Bias)
 - Multi V_{th} design
 - Dynamic V_{th} design

Thank you for your intention!

