*Warning:* Programs that use these syscalls to read from the terminal should not use memory-mapped I/O (see Section A.8).

sbrk returns a pointer to a block of memory containing n additional bytes. exit stops the program SPIM is running. exit2 terminates the SPIM program, and the argument to exit2 becomes the value returned when the SPIM simulator itself terminates.

print\_char and read\_char write and read a single character. open, read, write, and close are the standard UNIX library calls.



# **MIPS R2000 Assembly Language**

A MIPS processor consists of an integer processing unit (the CPU) and a collection of coprocessors that perform ancillary tasks or operate on other types of data, such as floating-point numbers (see Figure A.10.1). SPIM simulates two coprocessors. Coprocessor 0 handles exceptions and interrupts. Coprocessor 1 is the floating-point unit. SPIM simulates most aspects of this unit.

# **Addressing Modes**

MIPS is a load store architecture, which means that only load and store instructions access memory. Computation instructions operate only on values in registers. The bare machine provides only one memory-addressing mode: c(rx), which uses the sum of the immediate c and register rx as the address. The virtual machine provides the following addressing modes for load and store instructions:

Format	Address computation
(register)	contents of register
imm	immediate
imm (register)	immediate + contents of register
label	address of label
label ± imm	address of label + or - immediate
label ± imm (register)	address of label + or - (immediate + contents of register)

Most load and store instructions operate only on aligned data. A quantity is *aligned* if its memory address is a multiple of its size in bytes. Therefore, a halfword




FIGURE A.10.1 MIPS R2000 CPU and FPU.

object must be stored at even addresses, and a full word object must be stored at addresses that are a multiple of four. However, MIPS provides some instructions to manipulate unaligned data (Twl, Twr, Swl, and Swr).

**Elaboration:** The MIPS assembler (and SPIM) synthesizes the more complex addressing modes by producing one or more instructions before the load or store to compute a complex address. For example, suppose that the label table referred to memory location 0x10000004 and a program contained the instruction

$$1d \$a0, table + 4(\$a1)$$

The assembler would translate this instruction into the instructions

```
lui $at, 4096
addu $at, $at, $a1
lw $a0, 8($at)
```

The first instruction loads the upper bits of the label's address into register at, which is the register that the assembler reserves for its own use. The second instruction adds the contents of register a1 to the label's partial address. Finally, the load instruction uses the hardware address mode to add the sum of the lower bits of the label's address and the offset from the original instruction to the value in register at.

# **Assembler Syntax**

Comments in assembler files begin with a sharp sign (#). Everything from the sharp sign to the end of the line is ignored.

Identifiers are a sequence of alphanumeric characters, underbars (\_), and dots (.) that do not begin with a number. Instruction opcodes are reserved words that *cannot* be used as identifiers. Labels are declared by putting them at the beginning of a line followed by a colon, for example:

```
.data
item: .word 1
    .text
    .globl main  # Must be global
main: lw $t0, item
```

Numbers are base 10 by default. If they are preceded by 0x, they are interpreted as hexadecimal. Hence, 256 and 0x100 denote the same value.

Strings are enclosed in double quotes ("). Special characters in strings follow the C convention:

newline \ntab \tquote \"

SPIM supports a subset of the MIPS assembler directives:

.align n	Align the next datum on a $2^n$ byte boundary. For example, .align 2 aligns the next value on a word boundaryalign 0 turns off automatic alignment of .half, .word, .float, and .double directives until the next .data or .kdata directive.
.ascii str	Store the string <i>str</i> in memory, but do not null-terminate it.

.asciiz str	Store the string <i>str</i> in memory and null-terminate it.
.byte b1,, bn	Store the $n$ values in successive bytes of memory.
.data <addr></addr>	Subsequent items are stored in the data segment. If the optional argument <i>addr</i> is present, subsequent items are stored starting at address <i>addr</i> .
.double d1,, dn	Store the $n$ floating-point double precision num-bers in successive memory locations.
.extern sym size	Declare that the datum stored at <i>sym</i> is <i>size</i> bytes large and is a global label. This directive enables the assembler to store the datum in a portion of the data segment that is efficiently accessed via register \$gp.
.float f1,, fn	Store the $n$ floating-point single precision numbers in successive memory locations.
.globl sym	Declare that label <i>sym</i> is global and can be referenced from other files.
.half h1,, hn	Store the $n$ 16-bit quantities in successive memory halfwords.
.kdata <addr></addr>	Subsequent data items are stored in the kernel data segment. If the optional argument <i>addr</i> is present, subsequent items are stored starting at address <i>addr</i> .
.ktext <addr></addr>	Subsequent items are put in the kernel text segment. In SPIM, these items may only be instructions or words (see the .word directive below). If the optional argument <i>addr</i> is present, subsequent items are stored starting at address <i>addr</i> .
.set noat <b>and</b> .set at	The first directive prevents SPIM from complaining about subsequent instructions that use register \$at. The second directive re-enables the warning. Since pseudoinstructions expand into code that uses register \$at, programmers must be very careful about leaving values in this register.
.space n	Allocates <i>n</i> bytes of space in the current segment (which must be the data segment in SPIM).

.text <addr></addr>	Subsequent items are put in the user text segment. In SPIM, these items may only be instructions or words (see the .word directive below). If the optional argument <i>addr</i> is present, subsequent items are stored starting at address <i>addr</i> .
.word w1,, wn	Store the <i>n</i> 32-bit quantities in successive memory words.

SPIM does not distinguish various parts of the data segment (.data, .rdata, and .sdata).


# **Encoding MIPS Instructions**

Figure A.10.2 explains how a MIPS instruction is encoded in a binary number. Each column contains instruction encodings for a field (a contiguous group of bits) from an instruction. The numbers at the left margin are values for a field. For example, the j opcode has a value of 2 in the opcode field. The text at the top of a column names a field and specifies which bits it occupies in an instruction. For example, the op field is contained in bits 26–31 of an instruction. This field encodes most instructions. However, some groups of instructions use additional fields to distinguish related instructions. For example, the different floating-point instructions are specified by bits 0–5. The arrows from the first column show which opcodes use these additional fields.


## **Instruction Format**

The rest of this appendix describes both the instructions implemented by actual MIPS hardware and the pseudoinstructions provided by the MIPS assembler. The two types of instructions are easily distinguished. Actual instructions depict the fields in their binary representation. For example, in

#### Addition (with overflow)



the add instruction consists of six fields. Each field's size in bits is the small number below the field. This instruction begins with six bits of 0s. Register specifiers begin with an r, so the next field is a 5-bit register specifier called rs. This is the same register that is the second argument in the symbolic assembly at the left of this line. Another common field is  $i mm_{16}$ , which is a 16-bit immediate number.



**FIGURE A.10.2 MIPS opcode map.** The values of each field are shown to its left. The first column shows the values in base 10, and the second shows base 16 for the op field (bits 31 to 26) in the third column. This op field completely specifies the MIPS operation except for six op values: 0, 1, 16, 17, 18, and 19. These operations are determined by other fields, identified by pointers. The last field (funct) uses "f" to mean "s" if rs = 16 and rs = 17 or "rs = 17 and rs = 17 and rs = 17 to mean "rs = 17", "rs = 16", "rs = 16", the operation is specified elsewhere: if rs = 16", the operations are specified in the fourth field (bits 4 to 0); if rs = 17 and rs = 17 and rs = 17 and rs = 17 and rs = 17 then the operations are in the last field with rs = 17 and rs = 17 and rs = 17 and rs = 17 then the operations are in the last field with rs = 18", then the

Pseudoinstructions follow roughly the same conventions, but omit instruction encoding information. For example:

# **Multiply (without overflow)**

```
mul rdest, rsrc1, src2 pseudoinstruction
```

In pseudoinstructions, rdest and rsrc1 are registers and src2 is either a register or an immediate value. In general, the assembler and SPIM translate a more general form of an instruction (e.g., add v1, a0, 0x55) to a specialized form (e.g., addi v1, a0, 0x55).

# **Arithmetic and Logical Instructions**

#### **Absolute value**

Put the absolute value of register rsrc in register rdest.

## Addition (with overflow)

## **Addition (without overflow)**


Put the sum of registers rs and rt into register rd.

## **Addition immediate (with overflow)**

## Addition immediate (without overflow)


Put the sum of register rs and the sign-extended immediate into register rt.

#### **AND**




Put the logical AND of registers rs and rt into register rd.

#### **AND** immediate




Put the logical AND of register rs and the zero-extended immediate into register rt.

#### **Count leading ones**




## **Count leading zeros**




Count the number of leading ones (zeros) in the word in register rs and put the result into register rd. If a word is all ones (zeros), the result is 32.

## **Divide (with overflow)**



## **Divide (without overflow)**



Divide register ns by register nt. Leave the quotient in register no and the remainder in register ni. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.

#### **Divide (with overflow)**

## **Divide (without overflow)**

Put the quotient of register rsrc1 and src2 into register rdest.

# Multiply

## **Unsigned multiply**

Multiply registers rs and rt. Leave the low-order word of the product in register 10 and the high-order word in register hi.

# **Multiply (without overflow)**


Put the low-order 32 bits of the product of rs and rt into register rd.

## **Multiply (with overflow)**

## **Unsigned multiply (with overflow)**

Put the low-order 32 bits of the product of register rsrc1 and src2 into register rdest.

# **Multiply add**



### **Unsigned multiply add**

Multiply registers rs and rt and add the resulting 64-bit product to the 64-bit value in the concatenated registers 10 and hi.

# **Multiply subtract**

## **Unsigned multiply subtract**

Multiply registers rs and rt and subtract the resulting 64-bit product from the 64-bit value in the concatenated registers 10 and hi.

#### Negate value (with overflow)

## **Negate value (without overflow)**

Put the negative of register rsrc into register rdest.

#### **NOR**

Put the logical NOR of registers rs and rt into register rd.

#### NOT

pseudoinstruction

Put the bitwise logical negation of register rsrc into register rdest.

### OR

Put the logical OR of registers rs and rt into register rd.

#### **OR** immediate

Put the logical OR of register rs and the zero-extended immediate into register rt.

#### Remainder


## **Unsigned remainder**

Put the remainder of register rsrc1 divided by register rsrc2 into register rdest. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.


#### **Shift left logical**

### **Shift left logical variable**


# **Shift right arithmetic**




#### **Shift right arithmetic variable**



## **Shift right logical**



### **Shift right logical variable**



Shift register rt left (right) by the distance indicated by immediate shamt or the register rs and put the result in register rd. Note that argument rs is ignored for sll, sra, and srl.


#### **Rotate left**

## **Rotate right**


ror rdest, rsrc1, rsrc2 pseudoinstruction

Rotate register rsrc1 left (right) by the distance indicated by rsrc2 and put the result in register rdest.

## **Subtract (with overflow)**



#### Subtract (without overflow)



Put the difference of registers rs and rt into register rd.

#### **Exclusive OR**

Put the logical XOR of registers rs and rt into register rd.

#### **XOR** immediate

Put the logical XOR of register rs and the zero-extended immediate into register rt.

# **Constant-Manipulating Instructions**

#### Load upper immediate

Load the lower halfword of the immediate imm into the upper halfword of register rt. The lower bits of the register are set to 0.

## **Load immediate**

Move the immediate imm into register rdest.

# **Comparison Instructions**

## Set less than

#### Set less than unsigned

Set register rd to 1 if register rs is less than rt, and to 0 otherwise.

#### **Set less than immediate**

## Set less than unsigned immediate

Set register rt to 1 if register rs is less than the sign-extended immediate, and to 0 otherwise.

## **Set equal**

Set register rdest to 1 if register rsrc1 equals rsrc2, and to 0 otherwise.

### Set greater than equal

## Set greater than equal unsigned

Set register rdest to 1 if register rsrc1 is greater than or equal to rsrc2, and to 0 otherwise.

## Set greater than

#### Set greater than unsigned

```
sgtu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is greater than rsrc2, and to 0 otherwise.

## Set less than equal

```
sle rdest, rsrc1, rsrc2 pseudoinstruction
```

# Set less than equal unsigned

```
sleu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is less than or equal to rsrc2, and to 0 otherwise.

#### Set not equal

```
sne rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is not equal to rsrc2, and to 0 otherwise.

## **Branch Instructions**

Branch instructions use a signed 16-bit instruction *offset* field; hence, they can jump  $2^{15} - 1$  *instructions* (not bytes) forward or  $2^{15}$  instructions backward. The *jump* instruction contains a 26-bit address field. In actual MIPS processors, branch instructions are delayed branches, which do not transfer control until the instruction following the branch (its "delay slot") has executed (see Chapter 4). Delayed branches affect the offset calculation, since it must be computed relative to the address of the delay slot instruction (PC + 4), which is when the branch occurs. SPIM does not simulate this delay slot, unless the -bare or -delayed\_branch flags are specified.

In assembly code, offsets are not usually specified as numbers. Instead, an instructions branch to a label, and the assembler computes the distance between the branch and the target instructions.

In MIPS-32, all actual (not pseudo) conditional branch instructions have a "likely" variant (for example, beq's likely variant is beq1), which does *not* execute the instruction in the branch's delay slot if the branch is not taken. Do not use

these instructions; they may be removed in subsequent versions of the architecture. SPIM implements these instructions, but they are not described further.

### **Branch instruction**

b label pseudoinstruction

Unconditionally branch to the instruction at the label.

#### **Branch coprocessor false**




#### **Branch coprocessor true**




Conditionally branch the number of instructions specified by the offset if the floating-point coprocessor's condition flag numbered cc is false (true). If cc is omitted from the instruction, condition code flag 0 is assumed.

## **Branch on equal**



Conditionally branch the number of instructions specified by the offset if register rs equals rt.

## Branch on greater than equal zero



Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0.


#### Branch on greater than equal zero and link

Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0. Save the address of the next instruction in register 31.

#### **Branch on greater than zero**

Conditionally branch the number of instructions specified by the offset if register rs is greater than 0.

### Branch on less than equal zero




Conditionally branch the number of instructions specified by the offset if register rs is less than or equal to 0.

## Branch on less than and link

Conditionally branch the number of instructions specified by the offset if register rs is less than 0. Save the address of the next instruction in register 31.

## Branch on less than zero



Conditionally branch the number of instructions specified by the offset if register rs is less than 0.

## **Branch on not equal**

Conditionally branch the number of instructions specified by the offset if register rs is not equal to rt.

### **Branch on equal zero**

Conditionally branch to the instruction at the label if rsrc equals 0.

## **Branch on greater than equal**

### Branch on greater than equal unsigned

```
bgeu rsrc1, rsrc2, label pseudoinstruction
```

Conditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2.

## **Branch on greater than**

## **Branch on greater than unsigned**

Conditionally branch to the instruction at the label if register rsrc1 is greater than src2.

## **Branch on less than equal**

ble rsrc1, src2, label *pseudoinstruction* 

#### Branch on less than equal unsigned

bleu rsrc1, src2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2.

#### **Branch on less than**

blt rsrc1, rsrc2, label pseudoinstruction

### **Branch on less than unsigned**

bltu rsrc1, rsrc2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is less than rsrc2.

#### **Branch on not equal zero**

bnez rsrc, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc is not equal to 0.

# **Jump Instructions**

## Jump

Unconditionally jump to the instruction at target.

### **Jump and link**


Unconditionally jump to the instruction at target. Save the address of the next instruction in register \$ra.

## **Jump and link register**



Unconditionally jump to the instruction whose address is in register rs. Save the address of the next instruction in register rd (which defaults to 31).


## Jump register



Unconditionally jump to the instruction whose address is in register rs.


# **Trap Instructions**

# Trap if equal




If register rs is equal to register rt, raise a Trap exception.

## Trap if equal immediate




If register rs is equal to the sign-extended value imm, raise a Trap exception.

# Trap if not equal



If register rs is not equal to register rt, raise a Trap exception.

## Trap if not equal immediate



If register rs is not equal to the sign-extended value imm, raise a Trap exception.

## **Trap if greater equal**

## Unsigned trap if greater equal

If register rs is greater than or equal to register rt, raise a Trap exception.

# **Trap if greater equal immediate**

## Unsigned trap if greater equal immediate

If register rs is greater than or equal to the sign-extended value imm, raise a Trap exception.

## Trap if less than

# Unsigned trap if less than

If register rs is less than register rt, raise a Trap exception.

# Trap if less than immediate

## Unsigned trap if less than immediate

If register rs is less than the sign-extended value imm, raise a Trap exception.

# **Load Instructions**

#### **Load address**

la rdest, address *pseudoinstruction* 

Load computed *address*—not the contents of the location—into register rdest.


### **Load byte**

## Load unsigned byte

Load the byte at *address* into register rt. The byte is sign-extended by lb, but not by lbu.

#### **Load halfword**

# **Load unsigned halfword**



Load the 16-bit quantity (halfword) at *address* into register rt. The halfword is sign-extended by 1h, but not by 1hu.

#### **Load word**

Load the 32-bit quantity (word) at address into register rt.

### Load word coprocessor 1

Load the word at *address* into register ft in the floating-point unit.

# Load word left

# Load word right

Load the left (right) bytes from the word at the possibly unaligned *address* into register rt.

## **Load doubleword**

Load the 64-bit quantity at *address* into registers rdest and rdest + 1.

## **Unaligned load halfword**

#### **Unaligned load halfword unsigned**

ulhu rdest, address

pseudoinstruction

Load the 16-bit quantity (halfword) at the possibly unaligned *address* into register rdest. The halfword is sign-extended by ulh, but not ulhu.

## **Unaligned load word**

ulw rdest, address

pseudoinstruction


Load the 32-bit quantity (word) at the possibly unaligned *address* into register rdest.

#### **Load linked**

Load the 32-bit quantity (word) at *address* into register rt and start an atomic read-modify-write operation. This operation is completed by a store conditional (sc) instruction, which will fail if another processor writes into the block containing the loaded word. Since SPIM does not simulate multiple processors, the store conditional operation always succeeds.


## **Store Instructions**

#### Store byte



Store the low byte from register rt at address.

#### **Store halfword**



Store the low halfword from register rt at *address*.

#### **Store word**

Store the word from register rt at address.

# Store word coprocessor 1

Store the floating-point value in register ft of floating-point coprocessor at *address*.

# Store double coprocessor 1

Store the doubleword floating-point value in registers ft and ft + 1 of floating-point coprocessor at *address*. Register ft must be even numbered.

## Store word left

## Store word right

Store the left (right) bytes from register rt at the possibly unaligned *address*.

## Store doubleword

Store the 64-bit quantity in registers rsrc and rsrc + 1 at address.

## **Unaligned store halfword**

ush rsrc, address

pseudoinstruction

Store the low halfword from register rsrc at the possibly unaligned *address*.

## **Unaligned store word**

usw rsrc, address

pseudoinstruction

Store the word from register rsrc at the possibly unaligned *address*.

#### **Store conditional**

Store the 32-bit quantity (word) in register rt into memory at *address* and complete an atomic read-modify-write operation. If this atomic operation is successful, the memory word is modified and register rt is set to 1. If the atomic operation fails because another processor wrote to a location in the block containing the addressed word, this instruction does not modify memory and writes 0 into register rt. Since SPIM does not simulate multiple processors, the instruction always succeeds.

# **Data Movement Instructions**

#### Move

move rdest, rsrc

pseudoinstruction


Move register rsrc to rdest.

#### **Move from hi**






#### **Move from lo**



The multiply and divide unit produces its result in two additional registers, hi and 10. These instructions move values to and from these registers. The multiply, divide, and remainder pseudoinstructions that make this unit appear to operate on the general registers move the result after the computation finishes.

Move the hi (10) register to register rd.

### Move to hi



#### Move to lo



Move register rs to the hi (10) register.

## **Move from coprocessor 0**

# Move from coprocessor 1

mfcl rt, fs 
$$\begin{bmatrix} 0x11 & 0 & rt & fs & 0 \\ 6 & 5 & 5 & 5 & 11 \end{bmatrix}$$

Coprocessors have their own register sets. These instructions move values between these registers and the CPU's registers.

Move register rd in a coprocessor (register fs in the FPU) to CPU register rt. The floating-point unit is coprocessor 1.

## Move double from coprocessor 1

pseudoinstruction


Move floating-point registers franc1 and franc1 + 1 to CPU registers rdest and rdest + 1.

# Move to coprocessor 0

### Move to coprocessor 1


Move CPU register rt to register rd in a coprocessor (register fs in the FPU).

#### Move conditional not zero




Move register rs to register rd if register rt is not 0.

# Move conditional zero




Move register rs to register rd if register rt is 0.

## **Move conditional on FP false**



Move CPU register rs to register rd if FPU condition code flag number *cc* is 0. If *cc* is omitted from the instruction, condition code flag 0 is assumed.

#### Move conditional on FP true



Move CPU register rs to register rd if FPU condition code flag number *cc* is 1. If *cc* is omitted from the instruction, condition code bit 0 is assumed.

# **Floating-Point Instructions**

The MIPS has a floating-point coprocessor (numbered 1) that operates on single precision (32-bit) and double precision (64-bit) floating-point numbers. This coprocessor has its own registers, which are numbered f0-f31. Because these registers are only 32 bits wide, two of them are required to hold doubles, so only floating-point registers with even numbers can hold double precision values. The floating-point coprocessor also has eight condition code (cc) flags, numbered 0-7, which are set by compare instructions and tested by branch (bclf or bclt) and conditional move instructions.

Values are moved in or out of these registers one word (32 bits) at a time by <code>lwc1</code>, <code>swc1</code>, <code>mtc1</code>, and <code>mfc1</code> instructions or one double (64 bits) at a time by <code>ldcl</code> and <code>sdcl</code>, described above, or by the <code>l.s</code>, <code>l.d</code>, <code>s.s</code>, and <code>s.d</code> pseudoinstructions described below.

In the actual instructions below, bits 21–26 are 0 for single precision and 1 for double precision. In the pseudoinstructions below, fdest is a floating-point register (e.g., \$f2).

## Floating-point absolute value double

#### Floating-point absolute value single


Compute the absolute value of the floating-point double (single) in register fs and put it in register fd.

#### Floating-point addition double

## Floating-point addition single


Compute the sum of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

## Floating-point ceiling to word




Compute the ceiling of the floating-point double (single) in register fs, convert to a 32-bit fixed-point value, and put the resulting word in register fd.

### **Compare equal double**




# **Compare equal single**




Compare the floating-point double (single) in register fs against the one in ft and set the floating-point condition flag cc to 1 if they are equal. If cc is omitted, condition code flag 0 is assumed.

## **Compare less than equal double**




## **Compare less than equal single**




Compare the floating-point double (single) in register fs against the one in ft and set the floating-point condition flag *cc* to 1 if the first is less than or equal to the second. If *cc* is omitted, condition code flag 0 is assumed.

## **Compare less than double**



# **Compare less than single**



Compare the floating-point double (single) in register fs against the one in ft and set the condition flag *cc* to 1 if the first is less than the second. If *cc* is omitted, condition code flag 0 is assumed.

#### **Convert single to double**

#### **Convert integer to double**

Convert the single precision floating-point number or integer in register fs to a double (single) precision number and put it in register fd.

# **Convert double to single**

## **Convert integer to single**

Convert the double precision floating-point number or integer in register fs to a single precision number and put it in register fd.

## **Convert double to integer**

## **Convert single to integer**

Convert the double or single precision floating-point number in register fs to an integer and put it in register fd.

# Floating-point divide double

## Floating-point divide single

Compute the quotient of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

## Floating-point floor to word

Compute the floor of the floating-point double (single) in register fs and put the resulting word in register fd.

## **Load floating-point double**

1.d fdest, address *pseudoinstruction* 

# Load floating-point single

pseudoinstruction

Load the floating-point double (single) at address into register fdest.

## Move floating-point double

## **Move floating-point single**

Move the floating-point double (single) from register fs to register fd.

# Move conditional floating-point double false

## Move conditional floating-point single false

Move the floating-point double (single) from register fs to register fd if condition code flag *cc* is 0. If *cc* is omitted, condition code flag 0 is assumed.

# Move conditional floating-point double true

# Move conditional floating-point single true

Move the floating-point double (single) from register fs to register fd if condition code flag *cc* is 1. If *cc* is omitted, condition code flag 0 is assumed.

# Move conditional floating-point double not zero

## Move conditional floating-point single not zero

Move the floating-point double (single) from register fs to register fd if processor register ft is not 0.

#### Move conditional floating-point double zero

### Move conditional floating-point single zero


Move the floating-point double (single) from register fs to register fd if processor register ft is 0.

# **Floating-point multiply double**

## Floating-point multiply single

Compute the product of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

# **Negate double**



## **Negate single**

Negate the floating-point double (single) in register fs and put it in register fd.

## Floating-point round to word

Round the floating-point double (single) value in register fs, convert to a 32-bit fixed-point value, and put the resulting word in register fd.

## **Square root double**

### **Square root single**

Compute the square root of the floating-point double (single) in register fs and put it in register fd.


## **Store floating-point double**

## Store floating-point single

Store the floating-point double (single) in register fdest at address.


#### **Floating-point subtract double**

## Floating-point subtract single



Compute the difference of the floating-point doubles (singles) in registers fs and ft and put it in register fd.


### Floating-point truncate to word



Truncate the floating-point double (single) value in register fs, convert to a 32-bit fixed-point value, and put the resulting word in register fd.

# **Exception and Interrupt Instructions**

#### **Exception return**



Set the EXL bit in coprocessor 0's Status register to 0 and return to the instruction pointed to by coprocessor 0's EPC register.

## System call




Register \$ \( \psi \) 0 contains the number of the system call (see Figure A.9.1) provided by SPIM.

#### Break



Cause exception *code*. Exception 1 is reserved for the debugger.

## No operation



Do nothing.