

International Rectifier

HEXFET® Power MOSEET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- 175°C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements






Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



Absolute Maximum Ratings

	Parameter	Max.	Units
In @ Tc = 25°C	Continuous Drain Current, VGS @ 10 V	5.6	
ID @ Tc = 100°C	Continuous Drain Current, V _{GS} @ 10 V	4.0	Α
IDM	Pulsed Drain Current ①	20	
P _D @ T _C = 25°C	Power Dissipation	43	W
	Linear Derating Factor	0.29	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
Eas	Single Pulse Avalanche Energy ②	100	mJ
IAR	Avalanche Current ①	5.6	Α
EAR	Repetitive Avalanche Energy ①	4.3	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.5	V/ns
TJ	Operating Junction and	-55 to +175	
TSTG	Storage Temperature Range		\ °C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
Reuc	Junction-to-Case	_		3.5	
Recs	Case-to-Sink, Flat, Greased Surface	_	0.50	_	°C/W
Reja	Junction-to-Ambient	_	_	62	



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Мах.	Units	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	100	_		V	V _{GS} =0V, I _D = 250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	_	0.12		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	_	_	0.54	Ω	V _{GS} =10V, I _D =3.4A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	_	4.0	V	V _{DS} =V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	1.3	_		S	V _{DS} =50V, I _D =3.4A @
,	Dunin to Course Lookogo Current	_	-	25		V _{DS} =100V, V _{GS} =0V
IDSS	Drain-to-Source Leakage Current	_	—	250	μA	V _{DS} =80V, V _{GS} =0V, T _J =150°C
1	Gate-to-Source Forward Leakage	_	_	100	nA	V _{GS} =20V
lgss	Gate-to-Source Reverse Leakage	_	_	-100	II/A	V _{GS} =-20V
Qg	Total Gate Charge			8.3		I _D =5.6A
Qgs	Gate-to-Source Charge		_	2.3	nC	V _{DS} =80V
Q _{gd}	Gate-to-Drain ("Miller") Charge	_	_	3.8		V _{GS} =10V See Fig. 6 and 13 @
t _{d(on)}	Turn-On Delay Time	_	6.9			V _{DD} =50V
tr	Rise Time		16	_	ns	I _D =5.6A
t _{d(off)}	Turn-Off Delay Time	-	15	_] "	$R_G=24\Omega$
t _f	Fall Time	_	9.4	_		R _D =8.4Ω See Figure 10 ④
L _D	Internal Drain Inductance		4.5	_	nH	Between lead, 6 mm (0.25in.)
Ls	Internal Source Inductance		7.5			from package and center of die contact
Ciss	Input Capacitance		180	_		V _{GS} =0V
Coss	Output Capacitance	_	81		pF	V _{DS} =25V
Crss	Reverse Transfer Capacitance	_	15		1	f=1.0MHz See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
Is	Continuous Source Current (Body Diode)	_	_	5.6	A	MOSFET symbol showing the	
I _{SM}	Pulsed Source Current (Body Diode) ①		_	20		integral reverse p-n junction diode.	
V _{SD}	Diode Forward Voltage		_	2.5	V	T _J =25°C, I _S =5.6A, V _{GS} =0V ④	
t _{rr}	Reverse Recovery Time		100	200	ns	T _J =25°C, I _F =5.6A	
Q _{rr}	Reverse Recovery Charge		0.44	0.88	μC	di/dt=100A/μs ④	
ton	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+LD)				

Notes:

- Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ③ Isp≤5.6A, di/dt≤75A/ μ s, V_{DD}≤V(BR)DSS, T_J≤175°C
- ② V_{DD} =25V, starting T_J =25°C, L=4.8mH R_G =25 Ω , I_{AS} =5.6A (See Figure 12)
- ④ Pulse width ≤ 300 μs; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, T_C=25°C




Fig 2. Typical Output Characteristics, T_C=175°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 1505

Appendix B: Package Outline Mechanical Drawing - See page 1509

Appendix C: Part Marking Information - See page 1516

Appendix E: Optional Leadforms - See page 1525



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.