

DVS-MIPI 1GHz Register Configuration

SETFILE INFORMATION

Frame Rate : 2000 fps Global Reset : Off Global Hold : On Fixed Frame : On

Event Clock : 125.6 Mhz MIPI Lane Speed : 1Gbps Num Of MIPI Lane : 4 Data Type : AER Payload Size : 8192 Num of Payload : 128 OUTPUT Mode : MIPI PCLK Speed : NONE

SYSTEM SETTING

```
s322512
             // DTAG GR ON NUM r
s016631
             // EVTH REF LSB r
             // STREAM OUT MODE r(0 : MIPI, 1 : PARALLEL)
s300c00
             //[0]:OUTIF PARA ENABLE
s30a100
             // PLL P : Default 0x04, 20MHz 0x02
s307004
s307101
             // PLL M MSB : Default 0x01, 20MHz 0x00
s30722C
             // PLL M LSB: Default 0x2C, 20MHz 0xFA
             // PLL S : Default 0x00, 20MHz 0x00
s307300
             // [7:4] PLL DIV G , [3:0] PLL DIV DBR
s307961
             // [7:4] PLL DIV OP, [3:0] PLL DIV OS
s307a11
             // [7:4] PLL_DIV_VS, [3:0] PLL_DIV_VP
s307b25
             // PLL PD
s307e00
             // OUTIF ENABLE
s30a001
             // DPHY ENABLE
s30a211
s30a31f
             // DPHY ENABLE
s30a500
             // DPHY PLL PMS
s30a68D
             // DPHY PLL PMS
             // DPHY PLL PMS
s30a700
             // TEST PAD CONTROL
s303b40
             // CLOCK_ENABLE ([0] : MULTICLK_ENABLE)
s30803F
             // CLOCK ENABLE ([3] : DTPDTAG ENABLE)
s308106
             // CLOCK ENABLE
s30836c
```



SYSTEM SETTING ______ s391524 //[5:4] mipi ck mode, [3] : use line, [2] : use frm, [1] : use 2 lane, [0] : use 1 lane // MIPI CSI2 DI r s39012a // csi2 pkt size low s390200 // csi2 pkt size high s390320 s390800 // D-PHY ULPS disable(0x00) enable(0x01) s391A7F // frm cnt low // frm cnt high s391B00 //[7]: use timeout, [0]: use big endian s391081 // to scnt0 (event clock) (1us) s39117C s3912E7 // to scnt1 low // to scnt1 high (1ms) s391303 // to ment s391401 s391640 // pkt gap low s391700 // pkt_gap_high // frm gap low s391800 s391995 // frm gap high //[1:0]: HS-TX Regulator Output Level Control, s39314c // [2] : HS TX Regulator Source Control, // [3] : LP TX Regulator Source Control, // [6:4]: LP TX Regulator Output Level Control at Current mode SCAN RATE SETTING s321604 // DTAG SELX r // DTAG_SENSE_r s321702 s32180C $/\!/\,DTAG\ AY\ r$ s321905 // DTAG AY RST GAP r s321A07 // DTAG APS RST r s321C04 // DTAG COL MARGIN r ANALOG SETTING s01571F // CRGS Setting s01660F // REG DIV BCM BOT UNIT AMP s016707 // REG DIV BCM BOT UNIT ON // REG DIV BCM BOT UNIT nOFF s01680f



```
TIMESTAMP SETTING
______
s32B100
           // TSTAMP SUB UNIT VAL r MSB
           // TSTAMP SUB UNIT VAL r LSB
s32B27D
           // TSTAMP REF UNIT VAL r MSB
s32B303
s32B4E7
           // TSTAMP_REF_UNIT_VAL_r_LSB
s311f00
s304001
s430801
s430001
s490001
                              CROP SETTING
s330001
           // CROP BYPASS r
           // CROP Y GROUP START r
s330100
           // CROP_Y_START MASK r
s3302FF
           // CROP Y GROUP END r
s330359
           // CROP Y END MASK r
s3304FF
           // CROP_START_X r MSB
s330500
s330600
           // CROP_START_X_r_LSB
s330703
           // CROP END X r MSB
           // CROP END X r LSB
s3308BF
           // CROP FRAME SKIP ENABLE r
s330900
           // CROP FRAME REPEAT NUM r
s330A01
           // CROP VALID FRAME START NUM r
s330B00
           // CROP_VALID_FRAME_END_NUM_r
s330C00
                          SLAVE MODE SETTING
s3A0001
           //[0]:EXT SYNC IN EN r
           //[0]:EXT SYNC RISING SEL r
s3A0101
           //[0]:BURST TRIGGER MODE EN r
s3A0200
           // ECLK_FINE_COUNT_WIDTH_r_MSB
s3A0C00
s3A0D7C
           // ECLK FINE COUNT WIDTH r LSB
s3A0E03
           // ECLK COARSE COUNT WIDTH r MSB
           // ECLK COARSE COUNT WIDTH r LSB (1us / LSB)
s3A0F1F
           // FRAME WIDTH r
s3A1000
           //[0]:DTAG MULTI SENSOR r
s328300
           //[1]:EXT SYNC IN EN r
s303B02
s32B600
           //[1]:TSTAMP\_EXT\_RESET\_r
s4c0001
```



s30916C // CCI_ADDRESS_CONTROL_2ND_r s010001 // MODE_SELECT_r // [0]: Software Standby, [1]: Stream