

# DVS-MIPI 2.5GHz Register Configuration

## SETFILE INFORMATION

Frame Rate : 2000 fps  
 Global Reset : Off  
 Global Hold : On  
 Fixed Frame : On  
 Event Clock : 125.6 Mhz  
 MIPI Lane Speed : 2.5Gbps  
 Num Of MIPI Lane: 4  
 Data Type : AER  
 Payload Size : 8192  
 Num of Payload : 128  
 OUTPUT Mode : MIPI  
 PCLK Speed : NONE

## SYSTEM SETTING

s322512 // DTAG\_GR\_ON\_NUM\_r  
 s016631 // EVTH\_REF\_LSB\_r  
 s300c00 // STREAM\_OUT\_MODE\_r(0 : MIPI, 1 : PARALLEL)  
 s30a100 // [0] : OUTIF\_PARA\_ENABLE  
 s307004 // PLL\_P : Default 0x04, 20MHz 0x02  
 s307101 // PLL\_M\_MSB : Default 0x01, 20MHz 0x00  
 s30722C // PLL\_M\_LSB : Default 0x2C, 20MHz 0xFA  
 s307300 // PLL\_S : Default 0x00, 20MHz 0x00  
 s307961 // [7:4] PLL\_DIV\_G, [3:0] PLL\_DIV\_DBR  
 s307a11 // [7:4] PLL\_DIV\_OP, [3:0] PLL\_DIV\_OS  
 s307b25 // [7:4] PLL\_DIV\_VS, [3:0] PLL\_DIV\_VP  
 s307e00 // PLL\_PD  
 s30a001 // OUTIF\_ENABLE  
 s30a211 // DPHY\_ENABLE  
 s30a31f // DPHY\_ENABLE  
 s30a500 // DPHY\_PLL\_PMS  
 s30a68D // DPHY\_PLL\_PMS  
 s30a700 // DPHY\_PLL\_PMS  
 s303b40 // TEST PAD CONTROL  
  
 s30803F // CLOCK\_ENABLE ([0] : MULTICLK\_ENABLE)  
 s308106 // CLOCK\_ENABLE ([3] : DTPDTAG\_ENABLE)  
 s30836c // CLOCK\_ENABLE

---

## OUTIF SETTING

---

```

s391524    // [5:4] mipi_ck_mode, [3] : use_line, [2] : use_frm, [1] : use_2_lane, [0] : use_1_lane
s39012a    // MIPI_CSI2_DI_r
s390200    // csi2_pkt_size_low
s390320    // csi2_pkt_size_high
s390800    // D-PHY ULPS disable(0x00) enable(0x01)
s391A7F    // frm_cnt_low
s391B00    // frm_cnt_high
s391081    // [7] : use_timeout, [0] : use_big_endian
s39117C    // to_scnt0 (event clock) (1us)
s3912E7    // to_scnt1_low
s391303    // to_scnt1_high (1ms)
s391401    // to_mcnt
s391640    // pkt_gap_low
s391700    // pkt_gap_high
s391800    // frm_gap_low
s391995    // frm_gap_high
s39314c    // [1:0] : HS-TX Regulator Output Level Control,
            // [2] : HS TX Regulator Source Control,
            // [3] : LP TX Regulator Source Control,
            // [6:4] : LP TX Regulator Output Level Control at Current mode

```

---

## SCAN RATE SETTING

---

```

s321604    // DTAG_SELX_r
s321702    // DTAG_SENSE_r
s32180C    // DTAG_AY_r
s321905    // DTAG_AY_RST_GAP_r
s321A07    // DTAG_APS_RST_r
s321C04    // DTAG_COL_MARGIN_r
s320C5D    // [6] : DTAG_FREE_RUN_MODE_r, [5] : DTAG_MASK_FIRST_FRAME_r,
            // [1] : DTAG_GRST_MODE_r, [0] : DTAG_GH_MODE_r
s321D00    // DTAG_FRM_MAGRIN_r_MSB
s321E03    // DTAG_FRM_MAGRIN_r_LSB : 1LSB x 2^12 x Event Clock period

```

```

// Scan Time: # of Column x 92 x Event Clock period
// Margin:: 254 x Event Clock Period

```

---

## ANALOG SETTING

---

```

s01571F    // CRGS Setting
s01660F    // REG_DIV_BCM_BOT_UNIT_AMP
s016707    // REG_DIV_BCM_BOT_UNIT_ON
s01680f    // REG_DIV_BCM_BOT_UNIT_nOFF

```

---

### TIMESTAMP SETTING

---

s32B100      // TSTAMP\_SUB\_UNIT\_VAL\_r\_MSB  
 s32B27D      // TSTAMP\_SUB\_UNIT\_VAL\_r\_LSB  
 s32B303      // TSTAMP\_REF\_UNIT\_VAL\_r\_MSB  
 s32B4E7      // TSTAMP\_REF\_UNIT\_VAL\_r\_LSB

s311f00  
 s304001  
 s430801  
 s430001  
 s490001

---

### CROP SETTING

---

s330001      // CROP\_BYPASS\_r  
 s330100      // CROP\_Y\_GROUP\_START\_r  
 s3302FF      // CROP\_Y\_START\_MASK\_r  
 s330359      // CROP\_Y\_GROUP\_END\_r  
 s3304FF      // CROP\_Y\_END\_MASK\_r  
 s330500      // CROP\_START\_X\_r\_MSB  
 s330600      // CROP\_START\_X\_r\_LSB  
 s330703      // CROP\_END\_X\_r\_MSB  
 s3308BF      // CROP\_END\_X\_r\_LSB  
 s330900      // CROP\_FRAME\_SKIP\_ENABLE\_r  
 s330A01      // CROP\_FRAME\_REPEAT\_NUM\_r  
 s330B00      // CROP\_VALID\_FRAME\_START\_NUM\_r  
 s330C00      // CROP\_VALID\_FRAME\_END\_NUM\_r

---

### SLAVE MODE SETTING

---

s3A0001      // [0] : EXT\_SYNC\_IN\_EN\_r  
 s3A0101      // [0] : EXT\_SYNC\_RISING\_SEL\_r  
 s3A0200      // [0] : BURST\_TRIGGER\_MODE\_EN\_r  
 s3A0C00      // ECLK\_FINE\_COUNT\_WIDTH\_r\_MSB  
 s3A0D7C      // ECLK\_FINE\_COUNT\_WIDTH\_r\_LSB  
 s3A0E03      // ECLK\_COARSE\_COUNT\_WIDTH\_r\_MSB  
 s3A0F1F      // ECLK\_COARSE\_COUNT\_WIDTH\_r\_LSB (1us / LSB)  
 s3A1000      // FRAME\_WIDTH\_r  
 s328300      // [0] : DTAG\_MULTI\_SENSOR\_r  
 s303B02      // [1] : EXT\_SYNC\_IN\_EN\_r  
 s32B600      // [1] : TSTAMP\_EXT\_RESET\_r  
 s4c0001

---

STREAMING ON

---

s30916C      // CCI\_ADDRESS\_CONTROL\_2ND\_r  
s010001      // MODE\_SELECT\_r // [0]: Software Standby, [1]: Stream